SciELO - Scientific Electronic Library Online

vol.11 issue4Adequacy Checking of Personal Software Development Effort Estimation Models Based upon Fuzzy Logic: A Replicated ExperimentUncertainty Calculation on the Visual Measurements of the Parameters of a Foucault Pendulum author indexsubject indexsearch form
Home Pagealphabetic serial listing  

Services on Demand




Related links

  • Have no similar articlesSimilars in SciELO


Computación y Sistemas

On-line version ISSN 2007-9737Print version ISSN 1405-5546

Comp. y Sist. vol.11 n.4 Ciudad de México Apr./Jun. 2008


A Mixed Hardware/Software SOFM Training System


Sistema Híbrido Hardware/Software para el Entrenamiento de Redes SOFM


Agustín Ramírez Agundis1, Rafael Gadea Girones2, Ricardo Colom Palero2 and Javier Díaz Carmona1


1 Department of Electronic Engineering, Instituto Tecnológico de Celaya, Av. Tecnológico s/n; 38010; Celaya, Gto., México; E–mails:,

2 Department of Electronic Engineering, Universidad Politecnica de Valencia, Camino de Vera s/n, 46020; Valencia, Spain; E–mails:,


Article received on August 31, 2007
Accepted on November 30, 2007



This paper describes the design of a training system for a Self–Organizing Feature Map (SOFM). The system design aims two goals. The first is to reduce the training processing time by exploiting the inherent neural networks (NNs) parallelism through the SOFM hardware implementation. The second goal is to provide versatility to the training process by means of pre– and post processing of input and output data using Matlab–Simulink, which is also used as the software platform. The system uses as a coprocessor an FPGA based board connected via PCI bus at the host PC. To illustrate the system functionality we developed an application to analyze the effects over the map of scattering size in randomly generated weight initial values. When compared with the software approach for the same application, our system reduces the training time in 89%.

Keywords: Self Organizing Feature Map, Mixed Hardware/Software Implementation, Field Programmable Gate Array, Neural coprocessor.



Este artículo describe un sistema para entrenar una red neuronal Self–Organizing Feature Map (SOFM). El diseño del sistema persigue dos objetivos. Primero, reducir el tiempo de procesamiento requerido para entrenar la red sacando provecho del paralelismo intrínseco de las redes neurona–les mediante la implementación hardware de la SOFM. Segundo: proporcionar versatilidad al entrenamiento por medio del pre y post procesamiento de los datos de entrada usando Matlab–Simulink, también utilizado como plataforma del software. El sistema usa como coprocesador una tarjeta basada en un FPGA conectada a la PC anfitriona a través del bus PCI. Para ilustrar la funcionalidad del sistema se desarrolló una aplicación para analizar los efectos que sobre el mapeo tiene el tamaño de la dispersión de los valores iniciales de los pesos generados aleatoriamente. Cuando se compara con un sistema totalmente software para la misma aplicación, nuestro sistema reduce el tiempo de entrenamiento en 89%.

Palabras clave: Mapeo de rasgos auto–organizado, Implementación híbrida hardware/software, Arreglo de compuertas programables en campo, Coprocesador neuronal.





1. Alpha Data Parallel Systems LTD., "ADM–XRC User Manual", available at www.alpha–; 2005.        [ Links ]

2. Hämäläinen, T. D.; "Parallel Implementations of Self–Organizing Maps", in Seiffert, U., Jain, L. C., eds., Self–Organizing Neural Networks: Recent advances and applications, Vol. 78, pp. 245–278; Springer–Verlag, 2001.        [ Links ]

3. Kohonen, T.; "Things You Haven't Heard about the Self–organizing Map", IEEE International Conference on Neural Networks, 1993, Vol. 3, pp. 1147–1156, 1993.        [ Links ]

4. Kohonen, T.; Self–Organizing Maps; Springer–Verlag; Berlin; 1995.        [ Links ]

5. Oja, E., Kaski, S., Kohonen, T.; "Bibliography of self–organizing map papers: 1998–2001 Addendum"; Neural Computing Surveys, Vol. 3, pp. 1–156; 2003.        [ Links ]

6. Porrmann, M., Witkowski, U., Rückert, U.; "Implementation of Self–Organizing Feature Maps in Reconfigurable Hardware", in Omondi A. R., Rajpakse J. C., eds., FPGA Implementations of Neural Networks, pp. 247–269, Springer, 2006.        [ Links ]

7. Ramirez, A., Gadea, R., Colom, R.; "A hardware design of a massive–parallel, modular NN–based vector quantizer for real–time video coding"; Accepted at Elsevier Journal of Microprocessors and Microsystems; doi:10.1016/j.micpro.2007.06.004, Available online 5 July 2007.        [ Links ]

8. Schoenauer, T., Jahnke, A., Roth, U., Klar, H.; "Digital Neurohardware: Principles and Perspectives"; Proceedings of Neuronal Networks in Applications '98, pp. 101–106; Magdeburg 1998.        [ Links ]

9. Vesanto, J., Himberg, J., Alhoniemi, E., Parhankangas, J.; "Self–organizing map in Matlab: the SOM Toolbox"; Proceedings of the Matlab DSP Conference 1999; pp. 35–40; Espoo, Finland, Nov. 1999.        [ Links ]

10. Xiao, R., Chang, C. H., Srikanthan, T.; "An efficient learning rate updating scheme for the self–organizing feature maps"; Proceedings of 2nd Int. Conf. on Visualization, Imaging and Image Processing; pp. 261–264; Malaga, Spain, Sep. 2002.        [ Links ]

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License