SciELO - Scientific Electronic Library Online

 
vol.14 issue3A Multi-Agent Architecture to Support Communities of Practice in Organizations author indexsubject indexsearch form
Home Pagealphabetic serial listing  

Services on Demand

Journal

Article

Indicators

Related links

  • Have no similar articlesSimilars in SciELO

Share


Computación y Sistemas

Print version ISSN 1405-5546

Abstract

LINARES ARANDA, Mónico  and  AGUIRRE HERNANDEZ, Mariano. New High-Performance Full Adders Using an Alternative Logic Structure. Comp. y Sist. [online]. 2011, vol.14, n.3, pp.213-223. ISSN 1405-5546.

This paper presents two new high-speed low-power 1-bit full-adder cells using an alternative logic structure, and the logic styles DPL and SR-CPL. The adders were designed using electrical parameters of a 0.35µm Complementary Metal-Oxide-Semiconductor (CMOS) process, and were compared with various adders published previously, with regards of power-delay product. To validate the performance simulation results of one of the proposed adders, an 8-bits pipelined multiplier was fabricated using a 0.35µm CMOS technology, and it showed to provide superior performance.

Keywords : Full-adder; Low-power; Multiplier; Pipeline.

        · abstract in Spanish     · text in English     · English ( pdf )

 

Creative Commons License All the contents of this journal, except where otherwise noted, is licensed under a Creative Commons Attribution License