<?xml version="1.0" encoding="ISO-8859-1"?><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<front>
<journal-meta>
<journal-id>0035-001X</journal-id>
<journal-title><![CDATA[Revista mexicana de física]]></journal-title>
<abbrev-journal-title><![CDATA[Rev. mex. fis.]]></abbrev-journal-title>
<issn>0035-001X</issn>
<publisher>
<publisher-name><![CDATA[Sociedad Mexicana de Física]]></publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id>S0035-001X2023000401401</article-id>
<article-id pub-id-type="doi">10.31349/revmexfis.69.041401</article-id>
<title-group>
<article-title xml:lang="es"><![CDATA[Revisión general de ADCs tipo noise shaping SAR: Fundamentos, retos y tendencias]]></article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Rivera-Orozco]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Guerrero-Linares]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
<xref ref-type="aff" rid="Aaf"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Molina Salgado]]></surname>
<given-names><![CDATA[G.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Sandoval-Ibarra]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
</contrib-group>
<aff id="Af1">
<institution><![CDATA[,Instituto Politécnico Nacional CINVESTAV ]]></institution>
<addr-line><![CDATA[Zapopan Jalisco]]></addr-line>
<country>México</country>
</aff>
<aff id="Af2">
<institution><![CDATA[,Microelectronics Circuit Centre  ]]></institution>
<addr-line><![CDATA[Cork ]]></addr-line>
<country>Irlanda</country>
</aff>
<aff id="Af3">
<institution><![CDATA[,Centro de Enseñanza Técnica Industrial Departamento de Ingeniería en Diseõ Electrónico y Sistemas Inteligentes ]]></institution>
<addr-line><![CDATA[Guadalajara Jalisco]]></addr-line>
<country>México</country>
</aff>
<pub-date pub-type="pub">
<day>00</day>
<month>08</month>
<year>2023</year>
</pub-date>
<pub-date pub-type="epub">
<day>00</day>
<month>08</month>
<year>2023</year>
</pub-date>
<volume>69</volume>
<numero>4</numero>
<copyright-statement/>
<copyright-year/>
<self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_arttext&amp;pid=S0035-001X2023000401401&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_abstract&amp;pid=S0035-001X2023000401401&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_pdf&amp;pid=S0035-001X2023000401401&amp;lng=en&amp;nrm=iso"></self-uri><abstract abstract-type="short" xml:lang="es"><p><![CDATA[Se presenta una introducción al estudio de los convertidores analógico-digital de aproximaciones sucesivas tipo Noise Shaping, así como una descripción general de los fundamentos del Noise Shaping SAR, sus principios básicos de operación y principales arquitecturas. Se abordan los problemas abiertos, se revisan los desafíos fundamentales y las fuentes de error principales en los circuitos de procesamiento, y se resumen los desarrollos de las arquitecturas de vanguardia, que hacen frente a diversos problemas que incluye el filtro de lazo, sus implementaciones pasivas/activas, y el mismatch presente en los elementos de red del DAC, entre otros. Adicionalmente, se exponen las tendencias y retos futuros.]]></p></abstract>
<abstract abstract-type="short" xml:lang="en"><p><![CDATA[An introduction to the study of Noise Shaping type successive approximation (SAR) analog-to-digital converters is presented, as well as a general description of the fundamentals of Noise Shaping SAR (NS SAR), its basic principles of operation and its main architectures. Open problems are addressed, fundamental challenges and main sources of error in processing circuits are reviewed, and state-of-the-art architecture developments are summarized, addressing various problems including loop filter, its passive/active implementations, and the mismatch in the elements of the DAC network, among others. Additionally, future trends and challenges are exposed.]]></p></abstract>
<kwd-group>
<kwd lng="es"><![CDATA[Conversión analógica-digital]]></kwd>
<kwd lng="es"><![CDATA[noise shaping]]></kwd>
<kwd lng="es"><![CDATA[SAR]]></kwd>
<kwd lng="es"><![CDATA[sobremuestreo]]></kwd>
<kwd lng="es"><![CDATA[mismatch]]></kwd>
<kwd lng="en"><![CDATA[Analog-digital conversion]]></kwd>
<kwd lng="en"><![CDATA[noise shaping]]></kwd>
<kwd lng="en"><![CDATA[SAR]]></kwd>
<kwd lng="en"><![CDATA[oversampling]]></kwd>
<kwd lng="en"><![CDATA[mismatch]]></kwd>
</kwd-group>
</article-meta>
</front><back>
<ref-list>
<ref id="B1">
<label>[1]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Choi]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Lee]]></surname>
<given-names><![CDATA[J.-W.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An 11.8-fJ/Conversion-Step Noise Shaping SAR ADC with Embedded Passive Gain for Energy- Efficient IoT Sensors]]></article-title>
<source><![CDATA[Sensors]]></source>
<year>2022</year>
<volume>22</volume>
</nlm-citation>
</ref>
<ref id="B2">
<label>[2]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chen]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Survey on Analog-to-Digital Converter Integrated Circuits for Miniaturized High Resolution Ultrasonic Imaging System]]></article-title>
<source><![CDATA[Micromachines]]></source>
<year>2022</year>
<volume>13</volume>
</nlm-citation>
</ref>
<ref id="B3">
<label>[3]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Leene]]></surname>
<given-names><![CDATA[L. B.]]></given-names>
</name>
<name>
<surname><![CDATA[Letchumanan]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Constandinou]]></surname>
<given-names><![CDATA[T. G.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 68&#956;W 31kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR]]></source>
<year>2019</year>
<conf-name><![CDATA[ 2019IEEE International Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B4">
<label>[4]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lu]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Flynn]]></surname>
<given-names><![CDATA[M. P.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 300MHz-BW 38mW 37dB/40dB SNDR/DR Frequency-Interleaving Continuous-Time Bandpass Delta-Sigma ADC in 28nm CMOS]]></source>
<year>2021</year>
<conf-name><![CDATA[ 2021Symposium on VLSI Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-2</page-range></nlm-citation>
</ref>
<ref id="B5">
<label>[5]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Bolatkale]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 4GHz CT &#916;&#931; ADC with 70dB DR and 74dBFS THD in 125MHz BW]]></source>
<year>2011</year>
<conf-name><![CDATA[ 2011IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>470-2</page-range></nlm-citation>
</ref>
<ref id="B6">
<label>[6]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Ginsburg]]></surname>
<given-names><![CDATA[B. P.]]></given-names>
</name>
<name>
<surname><![CDATA[Chandrakasan]]></surname>
<given-names><![CDATA[A. P.]]></given-names>
</name>
</person-group>
<source><![CDATA[Highly Interleaved 5b 250MS/s ADC with Redundant Channels in 65nm CMOS]]></source>
<year>2008</year>
<conf-name><![CDATA[ 2008IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>240-610</page-range></nlm-citation>
</ref>
<ref id="B7">
<label>[7]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kull]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 10-Bit 20-40 GS/S ADC with 37 dB SNDR at 40 GHz Input Using First Order Sampling Bandwidth Calibration]]></source>
<year>2018</year>
<conf-name><![CDATA[ 2018IEEE Symposium on VLSI Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>275-6</page-range></nlm-citation>
</ref>
<ref id="B8">
<label>[8]</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zheng]]></surname>
<given-names><![CDATA[Z.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[16.3 A Single-Channel 5.5mW 3.3GS/s 6b]]></article-title>
<source><![CDATA[Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation]]></source>
<year>2020</year>
<page-range>254-6</page-range></nlm-citation>
</ref>
<ref id="B9">
<label>[9]</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Murmann]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
</person-group>
<source><![CDATA[ADC Performance Survey 1997-2021]]></source>
<year>2021</year>
</nlm-citation>
</ref>
<ref id="B10">
<label>[10]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lin]]></surname>
<given-names><![CDATA[Y.-Z.]]></given-names>
</name>
</person-group>
<source><![CDATA[20.2 A 40MHz-BW 320MS/s Passive Noise- Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET]]></source>
<year>2019</year>
<conf-name><![CDATA[ 2019IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>330-2</page-range></nlm-citation>
</ref>
<ref id="B11">
<label>[11]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Salgado]]></surname>
<given-names><![CDATA[G. M.]]></given-names>
</name>
<name>
<surname><![CDATA[O&#8217;Hare]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[O&#8217;Connell]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Recent Advances and Trends in Noise Shaping SAR ADCs]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2021</year>
<volume>68</volume>
<page-range>545</page-range></nlm-citation>
</ref>
<ref id="B12">
<label>[12]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jie]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An Overview of Noise-Shaping SAR ADC: From Fundamentals to the Frontier]]></article-title>
<source><![CDATA[IEEE Open Journal of the Solid- State Circuits Society]]></source>
<year>2021</year>
<volume>1</volume>
<page-range>149</page-range></nlm-citation>
</ref>
<ref id="B13">
<label>[13]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chen]]></surname>
<given-names><![CDATA[Z.]]></given-names>
</name>
<name>
<surname><![CDATA[Miyahara]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Matsuzawa]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC]]></source>
<year>2015</year>
<conf-name><![CDATA[ 2015 Symposium on VLSI Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>C64-5</page-range></nlm-citation>
</ref>
<ref id="B14">
<label>[14]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yi]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Unity-Gain Buffer Assisted Noise-Shaping SAR ADC Based on Error-Feedback Structure]]></article-title>
<source><![CDATA[Chinese Journal of Electronics]]></source>
<year>2022</year>
<volume>31</volume>
<page-range>658</page-range></nlm-citation>
</ref>
<ref id="B15">
<label>[15]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yi]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 625kHz-BW, 79.3dB-SNDR Second- Order Noise-Shaping SAR ADC Using High-Efficiency Error- Feedback Structure]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2022</year>
<volume>69</volume>
<page-range>859</page-range></nlm-citation>
</ref>
<ref id="B16">
<label>[16]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error- Feedback Structure]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2018</year>
<volume>53</volume>
<page-range>3484</page-range></nlm-citation>
</ref>
<ref id="B17">
<label>[17]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 7.3-Î¼W13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2022</year>
<volume>57</volume>
<page-range>2078</page-range></nlm-citation>
</ref>
<ref id="B18">
<label>[18]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Fredenburg]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Flynn]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 90MS/s 11MHz bandwidth 62dB SNDR noise-shaping SAR ADC]]></source>
<year>2012</year>
<conf-name><![CDATA[ 2012IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>468-70</page-range></nlm-citation>
</ref>
<ref id="B19">
<label>[19]</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<source><![CDATA[Noise-Shaping SAR ADCs]]></source>
<year>2020</year>
<page-range>21-40</page-range></nlm-citation>
</ref>
<ref id="B20">
<label>[20]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Garvik]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Wulff]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
<name>
<surname><![CDATA[Ytterdal]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
</person-group>
<source><![CDATA[An 11.0 bit ENOB, 9.8 fJ/conv.-step noise-shaping SAR ADC calibrated by least squares estimation]]></source>
<year>2017</year>
<conf-name><![CDATA[ 2017IEEE Custom Integrated Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B21">
<label>[21]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Tang]]></surname>
<given-names><![CDATA[X.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 13.5-ENOB, 107-Î¼ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2020</year>
<volume>55</volume>
<page-range>3248</page-range></nlm-citation>
</ref>
<ref id="B22">
<label>[22]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<source><![CDATA[27.1 A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering]]></source>
<year>2021</year>
<volume>64</volume>
<conf-name><![CDATA[ 2021IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>369-71</page-range></nlm-citation>
</ref>
<ref id="B23">
<label>[23]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Wang]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A passive second-order noise-shaping SAR ADC architecture with increased freedom in NTF synthesis and relaxed clock-jitter issue]]></article-title>
<source><![CDATA[Electronics Letters]]></source>
<year>2022</year>
<volume>58</volume>
<page-range>530</page-range></nlm-citation>
</ref>
<ref id="B24">
<label>[24]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Shu]]></surname>
<given-names><![CDATA[Y.-S.]]></given-names>
</name>
<name>
<surname><![CDATA[Kuo]]></surname>
<given-names><![CDATA[L.-T.]]></given-names>
</name>
<name>
<surname><![CDATA[Lo]]></surname>
<given-names><![CDATA[T.-Y.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2016</year>
<volume>51</volume>
<page-range>2928</page-range></nlm-citation>
</ref>
<ref id="B25">
<label>[25]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Obata]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 97.99 dB SNDR, 2 kHz BW, 37.1 &#956;W noiseshaping SAR ADC with dynamic element matching and modulation dither effect]]></source>
<year>2016</year>
<conf-name><![CDATA[ 2016IEEE Symposium on VLSI Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-2</page-range></nlm-citation>
</ref>
<ref id="B26">
<label>[26]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhang]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 2nd-Order Noise-Shaping SAR ADC With Lossless Dynamic Amplifier Assisted Integrator]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2020</year>
<volume>67</volume>
<page-range>1819</page-range></nlm-citation>
</ref>
<ref id="B27">
<label>[27]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<source><![CDATA[9.3 A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4x Passive Gain and 2nd-Order Mismatch Error Shaping]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>158-60</page-range></nlm-citation>
</ref>
<ref id="B28">
<label>[28]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhuang]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2019</year>
<volume>54</volume>
<page-range>1636</page-range></nlm-citation>
</ref>
<ref id="B29">
<label>[29]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kim]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
<name>
<surname><![CDATA[Chae]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 2MHz BW Buffer-Embedded Noise- Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR]]></source>
<year>2019</year>
<conf-name><![CDATA[ 2019IEEE Custom Integrated Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B30">
<label>[30]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hernes]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 92.5 mW 205MS/s 10b Pipeline IF ADC Implemented in 1.2 V/3.3 V 0.13(&#956;m CMOS]]></source>
<year>2007</year>
<conf-name><![CDATA[ 2007IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>462-615</page-range></nlm-citation>
</ref>
<ref id="B31">
<label>[31]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhang]]></surname>
<given-names><![CDATA[Q.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Second-Order Noise-Shaping SAR ADC Using Two Passive Integrators Separated by the Comparator]]></article-title>
<source><![CDATA[IEEE Transactions on Very Large Scale Integration (VLSI) Systems]]></source>
<year>2021</year>
<volume>29</volume>
<page-range>227</page-range></nlm-citation>
</ref>
<ref id="B32">
<label>[32]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Guo]]></surname>
<given-names><![CDATA[W.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhuang]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Sun]]></surname>
<given-names><![CDATA[N.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 13b-ENOB 173dB-FoM 2nd-order NS SAR ADC with passive integrators]]></source>
<year>2017</year>
<conf-name><![CDATA[ 2017Symposium on VLSI Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>C236-7</page-range></nlm-citation>
</ref>
<ref id="B33">
<label>[33]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lim]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
<name>
<surname><![CDATA[Flynn]]></surname>
<given-names><![CDATA[M. P.]]></given-names>
</name>
</person-group>
<source><![CDATA[26.1 A 1mW 71.5dB SNDR 50MS/S 13b fully differential ring-amplifier-based SAR-assisted pipeline ADC]]></source>
<year>2015</year>
<conf-name><![CDATA[ 2015IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-3</page-range></nlm-citation>
</ref>
<ref id="B34">
<label>[34]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jie]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<source><![CDATA[9.4 A 4th-Order Cascaded-Noise-Shaping SAR ADC with 88dB SNDR Over 100kHz Bandwidth]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>160-2</page-range></nlm-citation>
</ref>
<ref id="B35">
<label>[35]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Wang]]></surname>
<given-names><![CDATA[T.-H.]]></given-names>
</name>
</person-group>
<source><![CDATA[27.3 A 13.8-ENOB 0.4pF-CIN 3rd-Order Noise-Shaping SAR in a Single-Amplifier EF-CIFF Structure with Fully Dynamic Hardware-Reusing kT/C Noise Cancelation]]></source>
<year>2021</year>
<volume>64</volume>
<conf-name><![CDATA[ 2021IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>374-6</page-range></nlm-citation>
</ref>
<ref id="B36">
<label>[36]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhang]]></surname>
<given-names><![CDATA[Q.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2022</year>
<volume>57</volume>
<page-range>2181</page-range></nlm-citation>
</ref>
<ref id="B37">
<label>[37]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Wang]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
</person-group>
<source><![CDATA[An 84dB-SNDR Low-OSR 4th-Order Noise- Shaping SAR with an FIA-Assisted EF-CRFF Structure and Noise-Mitigated Push-Pull Buffer-in-Loop Technique]]></source>
<year>2022</year>
<volume>65</volume>
<conf-name><![CDATA[ 2022IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>418-20</page-range></nlm-citation>
</ref>
<ref id="B38">
<label>[38]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Fu]]></surname>
<given-names><![CDATA[X.]]></given-names>
</name>
<name>
<surname><![CDATA[El-Sankary]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 14.5-Bit ENOB, 10MS/s SARADC With 2nd Order Hybrid Passive-Active Resonator Noise Shaping]]></article-title>
<source><![CDATA[IEEE Access]]></source>
<year>2022</year>
<volume>10</volume>
<page-range>54589</page-range></nlm-citation>
</ref>
<ref id="B39">
<label>[39]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Salgado]]></surname>
<given-names><![CDATA[G. M.]]></given-names>
</name>
<name>
<surname><![CDATA[O&#8217;Hare]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[O&#8217;Connell]]></surname>
<given-names><![CDATA[I.]]></given-names>
</name>
</person-group>
<source><![CDATA[Modeling and Analysis of Error Feedback Noise-Shaping SAR ADCs]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B40">
<label>[40]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jiao]]></surname>
<given-names><![CDATA[Z.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Configurable Noise-Shaping Band-Pass SAR ADC With Two-Stage Clock-Controlled Amplifier]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems I: Regular Papers]]></source>
<year>2020</year>
<volume>67</volume>
<page-range>3728</page-range></nlm-citation>
</ref>
<ref id="B41">
<label>[41]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[McNeill]]></surname>
<given-names><![CDATA[J. A.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[All-Digital Background Calibration of a Successive Approximation ADC Using the &#8220;Split ADC&#8221; Architecture]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems I: Regular Papers]]></source>
<year>2011</year>
<volume>58</volume>
<page-range>2355</page-range></nlm-citation>
</ref>
<ref id="B42">
<label>[42]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yang]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 98.6 dB SNDR SAR ADC With a Mismatch Error Shaping Technique ImplementedWith Double Sampling]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2022</year>
<volume>69</volume>
<page-range>774</page-range></nlm-citation>
</ref>
<ref id="B43">
<label>[43]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
</person-group>
<source><![CDATA[An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping]]></source>
<year>2021</year>
<conf-name><![CDATA[ 47European Solid State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>387-90</page-range></nlm-citation>
</ref>
<ref id="B44">
<label>[44]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Error-Feedback Mismatch Error Shaping for High-Resolution Data Converters]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems I: Regular Papers]]></source>
<year>2019</year>
<volume>66</volume>
<page-range>1342</page-range></nlm-citation>
</ref>
<ref id="B45">
<label>[45]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Shen]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 103-dB SFDR Calibration-Free Oversampled SAR ADC With Mismatch Error Shaping and Pre- Comparison Techniques]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2022</year>
<volume>57</volume>
<page-range>734</page-range></nlm-citation>
</ref>
<ref id="B46">
<label>[46]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[C.-C.]]></given-names>
</name>
<name>
<surname><![CDATA[Huang]]></surname>
<given-names><![CDATA[M.-C.]]></given-names>
</name>
</person-group>
<source><![CDATA[28.1 A 0.46mW 5MHz- BW 79.7dB-SNDR noise-shaping SAR ADC with dynamicamplifier- based FIR-IIR filter]]></source>
<year>2017</year>
<conf-name><![CDATA[ 2017IEEE International Solid-State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>466-7</page-range></nlm-citation>
</ref>
<ref id="B47">
<label>[47]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Zhang]]></surname>
<given-names><![CDATA[Q.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A second-order noise-shaping SAR ADC with error-feedback structure and data weighted averaging]]></article-title>
<source><![CDATA[Microelectronics Journal]]></source>
<year>2020</year>
<volume>105</volume>
<page-range>104905</page-range></nlm-citation>
</ref>
<ref id="B48">
<label>[48]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Neitola]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Rahkonen]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Generalized Data-Weighted Averaging Algorithm]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2010</year>
<volume>57</volume>
<page-range>115</page-range></nlm-citation>
</ref>
<ref id="B49">
<label>[49]</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Baltierra]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<source><![CDATA[Analísis y diseño de un sistema de corrección dinámica híbrida para un modulador sigma delta multi-bit pasa-banda]]></source>
<year>2018</year>
<publisher-name><![CDATA[Universidad Autónoma de Baja California]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B50">
<label>[50]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hasebe]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 100kHz-Bandwidth 98.3dB-SNDR Noise- Shaping SAR ADC with Improved Mismatch Error Shaping and Speed-Up Techniques]]></source>
<year>2022</year>
<conf-name><![CDATA[ 2022IEEE Symposium on VLSI Technology and Circuits]]></conf-name>
<conf-loc> </conf-loc>
<page-range>56-7</page-range></nlm-citation>
</ref>
<ref id="B51">
<label>[51]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jie]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2020</year>
<volume>55</volume>
<page-range>3236</page-range></nlm-citation>
</ref>
<ref id="B52">
<label>[52]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Miyahara]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[Matsuzawa]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
</person-group>
<source><![CDATA[An 84 dB dynamic range 62.5-625 kHz bandwidth clock-scalable noise-shaping SAR ADC with open-loop integrator using dynamic amplifier]]></source>
<year>2017</year>
<conf-name><![CDATA[ 2017IEEE Custom Integrated Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B53">
<label>[53]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chen]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
<name>
<surname><![CDATA[Xu]]></surname>
<given-names><![CDATA[Y. P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A novel noise-shaping DAC for multi-bit sigma-delta modulator]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2006</year>
<volume>53</volume>
<page-range>344</page-range></nlm-citation>
</ref>
<ref id="B54">
<label>[54]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Guo]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2022</year>
<page-range>1</page-range></nlm-citation>
</ref>
<ref id="B55">
<label>[55]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kapusta]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Zhu]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Lyden]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Sampling Circuits That Break the kT/C Thermal Noise Limit]]></article-title>
<source><![CDATA[IEEE Journal of Solid- State Circuits]]></source>
<year>2014</year>
<volume>49</volume>
<page-range>1694</page-range></nlm-citation>
</ref>
<ref id="B56">
<label>[56]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Cho]]></surname>
<given-names><![CDATA[T.]]></given-names>
</name>
<name>
<surname><![CDATA[Gray]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 10 b, 20 Msample/s, 35 mW pipeline A/D converter]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>1995</year>
<volume>30</volume>
<page-range>166</page-range></nlm-citation>
</ref>
<ref id="B57">
<label>[57]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Abo]]></surname>
<given-names><![CDATA[A.]]></given-names>
</name>
<name>
<surname><![CDATA[Gray]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>1999</year>
<volume>34</volume>
<page-range>599</page-range></nlm-citation>
</ref>
<ref id="B58">
<label>[58]</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Mihai]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
<name>
<surname><![CDATA[Ed]]></surname>
<given-names><![CDATA[v. T.]]></given-names>
</name>
</person-group>
<source><![CDATA[Chopping: a technique for noise and offset reduction]]></source>
<year>2002</year>
<page-range>101-26</page-range><publisher-loc><![CDATA[Boston, MA ]]></publisher-loc>
<publisher-name><![CDATA[Springer US]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B59">
<label>[59]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Akbari]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<source><![CDATA[OTA-Free MASH 2-2 Noise Shaping SAR ADC: System and Design Considerations]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B60">
<label>[60]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jie]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
<name>
<surname><![CDATA[Zheng]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Flynn]]></surname>
<given-names><![CDATA[M. P.]]></given-names>
</name>
</person-group>
<source><![CDATA[20.3 A 50MHz- Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC]]></source>
<year>2019</year>
<conf-name><![CDATA[ 2019IEEE International Solid- State Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>332-4</page-range></nlm-citation>
</ref>
<ref id="B61">
<label>[61]</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A 0.029-mm2 17-fJ/Conversion-Step Third-Order CT &#916;&#931; ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2019</year>
<volume>54</volume>
<page-range>428</page-range></nlm-citation>
</ref>
<ref id="B62">
<label>[62]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lin]]></surname>
<given-names><![CDATA[Y.-S.]]></given-names>
</name>
<name>
<surname><![CDATA[Chang]]></surname>
<given-names><![CDATA[S.-J.]]></given-names>
</name>
<name>
<surname><![CDATA[Wei]]></surname>
<given-names><![CDATA[C.-L.]]></given-names>
</name>
</person-group>
<source><![CDATA[A Noise-shaping SAR Assisted MASH 2-1 Sigma-Delta Modulator]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020International Symposium on VLSI Design, Automation and Test]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B63">
<label>[63]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Oh]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 80dB DR 6MHz Bandwidth Pipelined Noise- Shaping SAR ADC with 1-2 MASH structure]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE Custom Integrated Circuits Conference]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B64">
<label>[64]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Gao]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
</person-group>
<source><![CDATA[Active Noise Shaping SAR ADC Based on ISDM with the 5MHz Bandwidth]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B65">
<label>[65]</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Bajaj]]></surname>
<given-names><![CDATA[V.]]></given-names>
</name>
</person-group>
<source><![CDATA[Noise Shaping Techniques for SNR Enhancement in SAR Analog to Digital Converters]]></source>
<year>2020</year>
<conf-name><![CDATA[ 2020IEEE International Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
</ref-list>
</back>
</article>
