<?xml version="1.0" encoding="ISO-8859-1"?><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<front>
<journal-meta>
<journal-id>1665-6423</journal-id>
<journal-title><![CDATA[Journal of applied research and technology]]></journal-title>
<abbrev-journal-title><![CDATA[J. appl. res. technol]]></abbrev-journal-title>
<issn>1665-6423</issn>
<publisher>
<publisher-name><![CDATA[Universidad Nacional Autónoma de México, Instituto de Ciencias Aplicadas y Tecnología]]></publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id>S1665-64232007000100005</article-id>
<title-group>
<article-title xml:lang="en"><![CDATA[2x voltage generator analytical model]]></article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Vargas-Calderón]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<xref ref-type="aff" rid="A01"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Sandoval-Ibarra]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<xref ref-type="aff" rid="A02"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Montoya-Suárez]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<xref ref-type="aff" rid="A02"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Corona-Murguía]]></surname>
<given-names><![CDATA[O.]]></given-names>
</name>
<xref ref-type="aff" rid="A02"/>
</contrib>
</contrib-group>
<aff id="A01">
<institution><![CDATA[,Intel Tecnología de México S.A. de C.V.  ]]></institution>
<addr-line><![CDATA[Guadalajara Jalisco]]></addr-line>
<country>México</country>
</aff>
<aff id="A02">
<institution><![CDATA[,Instituto Politécnico Nacional Centro de Investigación y de Estudios Avanzados ]]></institution>
<addr-line><![CDATA[Zapopan Jalisco]]></addr-line>
<country>México</country>
</aff>
<pub-date pub-type="pub">
<day>00</day>
<month>00</month>
<year>2007</year>
</pub-date>
<pub-date pub-type="epub">
<day>00</day>
<month>00</month>
<year>2007</year>
</pub-date>
<volume>5</volume>
<numero>1</numero>
<fpage>49</fpage>
<lpage>56</lpage>
<copyright-statement/>
<copyright-year/>
<self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_arttext&amp;pid=S1665-64232007000100005&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_abstract&amp;pid=S1665-64232007000100005&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_pdf&amp;pid=S1665-64232007000100005&amp;lng=en&amp;nrm=iso"></self-uri><abstract abstract-type="short" xml:lang="en"><p><![CDATA[Since portable systems and processing power applications demand efficient power consumption, this paper deals with the development of an analytical model based on the on-resistance effect of MOS switches to design a silicon-based char-pump voltage generator (VG). This model that is developed for adding design parameters under the designer's control is a useful design tool to quickly estimate the VG's performance in the time domain. Numerical results are compared with transistor-level simulation to validate not only the analytical model, but also to estimate the integration area of a silicon-based VG. It was found that an on-resistance ranging from zero to 50 &#937; presents a relative error of 2%. Experimental results show the usefulness of the proposed design model.]]></p></abstract>
<kwd-group>
<kwd lng="en"><![CDATA[CAD]]></kwd>
<kwd lng="en"><![CDATA[circuit theory]]></kwd>
<kwd lng="en"><![CDATA[power electronics]]></kwd>
</kwd-group>
</article-meta>
</front><body><![CDATA[  	    <p align="center"><font face="verdana" size="4"><b>2x voltage generator analytical model</b></font></p>  	    <p align="center"><font face="verdana" size="2">&nbsp;</font></p>  	    <p align="center"><font face="verdana" size="2"><b>E. Vargas&#45;Calder&oacute;n<sup>1</sup>, F. Sandoval&#45;Ibarra<sup>2</sup>, E. Montoya&#45;Su&aacute;rez<sup>2</sup> &amp; O. Corona&#45;Murgu&iacute;a<sup>2</sup></b></font></p>  	    <p align="center"><font face="verdana" size="2">&nbsp;</font></p>  	    <p align="justify"><font face="verdana" size="2"><sup>1</sup><i>&nbsp;Intel&#45;Tecnolog&iacute;a de M&eacute;xico S. A. de C. V., Perif&eacute;rico Sur 7980 Edif. 4&#45;E, 45600 Tlaquepaque, Jalisco, Mexico</i></font></p>  	    <p align="justify"><font face="verdana" size="2"><sup>2</sup>&nbsp;<i>CINVESTAV&#45;Guadalajara Unit, Av. Cient&iacute;fica 1145, Col. El Baj&iacute;o, 45010 Zapopan, Jalisco, Mexico</i>, <a href="mailto:sandoval@cts&#45;design.com">sandoval@cts&#45;design.com</a></font></p>      <p align="justify"><font face="verdana" size="2">&nbsp;</font></p>  	    <p align="justify"><font face="verdana" size="2"><b>Abstract</b></font></p>      <p align="justify"><font face="verdana" size="2">Since portable systems and processing power applications demand efficient power consumption, this paper deals with the development of an analytical model based on the on&#45;resistance effect of MOS switches to design a silicon&#45;based char&#45;pump voltage generator (VG). This model that is developed for adding design parameters under the designer's control is a useful design tool to quickly estimate the VG's performance in the time domain. Numerical results are compared with transistor&#45;level simulation to validate not only the analytical model, but also to estimate the integration area of a silicon&#45;based VG. It was found that an on&#45;resistance ranging from zero to 50 &#937; presents a relative error of 2%. Experimental results show the usefulness of the proposed design model.</font></p>  	    ]]></body>
<body><![CDATA[<p align="justify"><font face="verdana" size="2"><b>Keywords:</b> <i>Keywords:</i> CAD; circuit theory; power electronics.</font></p> 	    <p align="justify"><font face="verdana" size="2">PACS: 84.40.Bh; 84.30.Bv; 84.30.Jc</font>.</p>      <p align="justify"><font face="verdana" size="2">&nbsp;</font></p>  	    <p align="justify"><font face="verdana" size="2"><a href="/pdf/jart/v5n1/v5n1a5.pdf" target="_blank">DESCARGAR ART&Iacute;CULO EN FORMATO PDF</a></font></p>     <p align="justify"><font face="verdana" size="2">&nbsp;</font></p>  	    <p align="justify"><font face="verdana" size="2"><b>6. REFERENCES</b></font></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;1&#93; Callias, F., Fran&ccedil;ois, H., Salchli, H., Girard D. <i>A set of Four IC's in CMOS Technology for a Programmable Hearing Aid,</i> IEEE Journal of Solid&#45;State Circuits, Vol. 24, No 2, April 1989</font>.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818827&pid=S1665-6423200700010000500001&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;2&#93; Silva, J.M. <i>A Switched capacitor Double Voltage Generator,</i> Proc. of the IEEE Midwest Symposium on Circuits and Systems, pp. 177&#45;180, Laffayette USA, 1994.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818829&pid=S1665-6423200700010000500002&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></font></p>  	    ]]></body>
<body><![CDATA[<!-- ref --><p align="justify"><font face="verdana" size="2">&#91;3&#93; H. Pooya Forghani&#45;zadeh, and Rinc&oacute;n&#45;Mora, Gabriel A. <i>An Accurate, Continuos, and Lossless Self&#45;Learning CMOS Current&#45;Sensing Scheme for Inductor&#45;Based DC&#45;DC Converters,</i> IEEE J. of Solid&#45;State Circuits, vol. 42, No. 3, pp. 665&#45;679, March 2007.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818831&pid=S1665-6423200700010000500003&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></font></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;4&#93; Terry, J. <i>et al., Sampled Analog Filtering Using Switched Capacitors as Resistors Equivalents,</i> IEEE J. of Solid&#45;State Circuits, vol. SC&#45;12, No. 6, pp. 592&#45;599, 1977.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818833&pid=S1665-6423200700010000500004&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></font></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;5&#93; Neuteboom, H., Ben M. J. Kup, Janssens M. <i>A DSP&#45;Based Hearing Instrument IC,</i> IEEE Journal of Solid&#45;State Circuits, Vol. 32, No 11, November 1997.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818835&pid=S1665-6423200700010000500005&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></font></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;6&#93; Vargas, C.E. <i>Analysis and Design of a Voltage Doubler for Portable Applications,</i> M. Sc. Thesis, September 2005, CINVESTAV&#45;Guadalajara Unit, Mexico (in Spanish)</font>.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818837&pid=S1665-6423200700010000500006&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></p>  	    <!-- ref --><p align="justify"><font face="verdana" size="2">&#91;7&#93; Montoya, S. E., <i>Basic Blocks for designing a DPLL,</i> M. Sc. Thesis, October 2002, CINVESTAV&#45;Guadalajara Unit, Mexico (in Spanish).    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818839&pid=S1665-6423200700010000500007&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></font></p>  	    ]]></body>
<body><![CDATA[<!-- ref --><p align="justify"><font face="verdana" size="2">&#91;8&#93; Montoya, S. E. <i>Development of an ATE,</i> Ph. D. Thesis, CINVESTAV&#45;Guadalajara Unit, Mexico (in progress)</font>.    &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;[&#160;<a href="javascript:void(0);" onclick="javascript: window.open('/scielo.php?script=sci_nlinks&ref=4818841&pid=S1665-6423200700010000500008&lng=','','width=640,height=500,resizable=yes,scrollbars=1,menubar=yes,');">Links</a>&#160;]<!-- end-ref --></p>      ]]></body><back>
<ref-list>
<ref id="B1">
<label>1</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Callias]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[François]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Salchli]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Girard]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
</person-group>
<article-title xml:lang="en"><![CDATA[A set of Four IC's in CMOS Technology for a Programmable Hearing Aid]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>Apri</year>
<month>l </month>
<day>19</day>
<volume>24</volume>
<numero>2</numero>
<issue>2</issue>
</nlm-citation>
</ref>
<ref id="B2">
<label>2</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Silva]]></surname>
<given-names><![CDATA[J.M.]]></given-names>
</name>
</person-group>
<article-title xml:lang="en"><![CDATA[A Switched capacitor Double Voltage Generator]]></article-title>
<source><![CDATA[Proc. of the IEEE Midwest Symposium on Circuits and Systems]]></source>
<year>1994</year>
<page-range>177-180</page-range><publisher-loc><![CDATA[Laffayette ]]></publisher-loc>
</nlm-citation>
</ref>
<ref id="B3">
<label>3</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Pooya Forghani-zadeh]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Rincón-Mora]]></surname>
<given-names><![CDATA[Gabriel A.]]></given-names>
</name>
</person-group>
<article-title xml:lang="en"><![CDATA[An Accurate, Continuos, and Lossless Self-Learning CMOS Current-Sensing Scheme for Inductor-Based DC-DC Converters]]></article-title>
<source><![CDATA[IEEE J. of Solid-State Circuits]]></source>
<year>Marc</year>
<month>h </month>
<day>20</day>
<volume>42</volume>
<numero>3</numero>
<issue>3</issue>
<page-range>665-679</page-range></nlm-citation>
</ref>
<ref id="B4">
<label>4</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Terry]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang="en"><![CDATA[Sampled Analog Filtering Using Switched Capacitors as Resistors Equivalents]]></article-title>
<source><![CDATA[IEEE J. of Solid-State Circuits]]></source>
<year>1977</year>
<volume>12</volume>
<numero>6</numero>
<issue>6</issue>
<page-range>592-599</page-range></nlm-citation>
</ref>
<ref id="B5">
<label>5</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Neuteboom]]></surname>
<given-names><![CDATA[H.]]></given-names>
</name>
<name>
<surname><![CDATA[Ben]]></surname>
<given-names><![CDATA[M. J. Kup]]></given-names>
</name>
<name>
<surname><![CDATA[Janssens]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<article-title xml:lang="en"><![CDATA[A DSP-Based Hearing Instrument IC]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>Nove</year>
<month>mb</month>
<day>er</day>
<volume>32</volume>
<numero>11</numero>
<issue>11</issue>
</nlm-citation>
</ref>
<ref id="B6">
<label>6</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Vargas]]></surname>
<given-names><![CDATA[C.E.]]></given-names>
</name>
</person-group>
<source><![CDATA[Analysis and Design of a Voltage Doubler for Portable Applications]]></source>
<year></year>
</nlm-citation>
</ref>
<ref id="B7">
<label>7</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Montoya]]></surname>
<given-names><![CDATA[S. E.]]></given-names>
</name>
</person-group>
<source><![CDATA[Basic Blocks for designing a DPLL]]></source>
<year></year>
</nlm-citation>
</ref>
<ref id="B8">
<label>8</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Montoya]]></surname>
<given-names><![CDATA[S. E.]]></given-names>
</name>
</person-group>
<source><![CDATA[Development of an ATE]]></source>
<year></year>
</nlm-citation>
</ref>
</ref-list>
</back>
</article>
