<?xml version="1.0" encoding="ISO-8859-1"?><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
<front>
<journal-meta>
<journal-id>0035-001X</journal-id>
<journal-title><![CDATA[Revista mexicana de física]]></journal-title>
<abbrev-journal-title><![CDATA[Rev. mex. fis.]]></abbrev-journal-title>
<issn>0035-001X</issn>
<publisher>
<publisher-name><![CDATA[Sociedad Mexicana de Física]]></publisher-name>
</publisher>
</journal-meta>
<article-meta>
<article-id>S0035-001X2024000600007</article-id>
<article-id pub-id-type="doi">10.31349/revmexfis.70.060901</article-id>
<title-group>
<article-title xml:lang="es"><![CDATA[Diseño de amplificadores CMOS usando gm|ID y su uso como un sistema de primer orden]]></article-title>
</title-group>
<contrib-group>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Arzate-Palma]]></surname>
<given-names><![CDATA[V. H.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
<contrib contrib-type="author">
<name>
<surname><![CDATA[Sandoval-Ibarra]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<xref ref-type="aff" rid="Aff"/>
</contrib>
</contrib-group>
<aff id="Af1">
<institution><![CDATA[,CINVESTAV  ]]></institution>
<addr-line><![CDATA[Zapopan Jalisco]]></addr-line>
<country>Mexico</country>
</aff>
<pub-date pub-type="pub">
<day>00</day>
<month>12</month>
<year>2024</year>
</pub-date>
<pub-date pub-type="epub">
<day>00</day>
<month>12</month>
<year>2024</year>
</pub-date>
<volume>70</volume>
<numero>6</numero>
<fpage>0</fpage>
<lpage>0</lpage>
<copyright-statement/>
<copyright-year/>
<self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_arttext&amp;pid=S0035-001X2024000600007&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_abstract&amp;pid=S0035-001X2024000600007&amp;lng=en&amp;nrm=iso"></self-uri><self-uri xlink:href="http://www.scielo.org.mx/scielo.php?script=sci_pdf&amp;pid=S0035-001X2024000600007&amp;lng=en&amp;nrm=iso"></self-uri><abstract abstract-type="short" xml:lang="es"><p><![CDATA[Resumen En este trabajo se presenta el análisis y diseño de amplificadores diferenciales CMOS usando la aproximación de primer orden y dimensionando los transistores con la metodología g  m /I  D . Se muestra el diseño de cuatro amplificadores usando parámetros de una tecnología CMOS 130 nm, y mediante simulación spice se verifican conceptos básicos de desempeño y el cumplimiento de especificaciones. La comparación del desempeño de los amplificadores diseñados, en la síntesis de un filtro activo pasa-bajas, se hace para mostrar que los parámetros fundamentales de desempeño de cada amplificador, afecta el desempeño esperado del circuito bajo diseño, mostrando que el amplificador CMOS no es de propósito general sino que la aplicación aprovecha las características del amplificador o, alternativamente, el amplificador se diseña para satisfacer los requerimientos de la aplicación. Finalmente, si bien cada arquitectura se dimensiona usando las mismas especificaciones generales de desempeño, también es verdad que cada una presenta un desempeño global específico y único. Estas diferencias pueden obtenerse y entenderse con simulación spice, toda vez que se usan adecuadamente los recursos de la herramienta de simulación. Todos los resultados obtenidos son a temperatura ambiente.]]></p></abstract>
<abstract abstract-type="short" xml:lang="en"><p><![CDATA[Abstract This paper presents the analysis and design of CMOS differential amplifiers using the first-order approach and sizing the transistors with the g  m /I  D methodology. The design of four amplifiers using 130 nm CMOS technology is shown, and through spice simulation basic concepts of performance and compliance specifications are verified. The comparison of the performance of the designed amplifiers, in the synthesis of an active low-pass filter, is made to show that the fundamental performance parameters of each amplifier, affects the expected performance of the circuit under design, showing that the CMOS amplifier is not general purpose but that the application takes advantage of the characteristics of the amplifier or, alternatively, the amplifier is designed to meet the requirements of the application. Finally, while each architecture is sized using the same general performance specifications, it is also true that each has a specific and unique overall performance. These differences can be obtained and understood with spice simulation, since the resources of the simulation tool are used properly. All results obtained are at room temperature.]]></p></abstract>
<kwd-group>
<kwd lng="es"><![CDATA[Circuitos electrónicos para procesamiento de señales]]></kwd>
<kwd lng="es"><![CDATA[amplificador CMOS]]></kwd>
<kwd lng="es"><![CDATA[circuitos integrados]]></kwd>
<kwd lng="es"><![CDATA[MOSFET]]></kwd>
<kwd lng="es"><![CDATA[metodología g m /I D]]></kwd>
<kwd lng="en"><![CDATA[Electronic circuits for signal processing]]></kwd>
<kwd lng="en"><![CDATA[CMOS amplifier]]></kwd>
<kwd lng="en"><![CDATA[Integrated circuits]]></kwd>
<kwd lng="en"><![CDATA[MOSFET]]></kwd>
<kwd lng="en"><![CDATA[g m /I D methodology]]></kwd>
</kwd-group>
</article-meta>
</front><back>
<ref-list>
<ref id="B1">
<label>1</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Tsai]]></surname>
<given-names><![CDATA[J.-H.]]></given-names>
</name>
<name>
<surname><![CDATA[Huang]]></surname>
<given-names><![CDATA[S.-W.]]></given-names>
</name>
<name>
<surname><![CDATA[Chou]]></surname>
<given-names><![CDATA[J.-P.]]></given-names>
</name>
</person-group>
<source><![CDATA[A 5.5 GHz lowpower PLL using 0.18-&#956;m CMOS technology]]></source>
<year>2014</year>
<conf-name><![CDATA[ IEEE Radio and Wireless Symposium (RWS)]]></conf-name>
<conf-date>2014</conf-date>
<conf-loc> </conf-loc>
<page-range>205-7</page-range></nlm-citation>
</ref>
<ref id="B2">
<label>2</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Hsieh]]></surname>
<given-names><![CDATA[G.-C.]]></given-names>
</name>
<name>
<surname><![CDATA[Hung]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Phase-locked loop techniques. A survey]]></article-title>
<source><![CDATA[IEEE Transactions on Industrial Electronics]]></source>
<year>1996</year>
<volume>43</volume>
<page-range>609</page-range></nlm-citation>
</ref>
<ref id="B3">
<label>3</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kegege]]></surname>
<given-names><![CDATA[O.]]></given-names>
</name>
</person-group>
<source><![CDATA[Mission optimization and tradeoffs of using SiGe based electronics for a cryogenic environment rover mission]]></source>
<year>2010</year>
<conf-name><![CDATA[ IEEE Aerospace Conference]]></conf-name>
<conf-date>2010</conf-date>
<conf-loc> </conf-loc>
<page-range>1-6</page-range></nlm-citation>
</ref>
<ref id="B4">
<label>4</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Razavi]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
</person-group>
<source><![CDATA[Design of analog CMOS integrated circuits]]></source>
<year>2005</year>
<page-range>9-369</page-range><publisher-name><![CDATA[McGraw-Hill]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B5">
<label>5</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Baker]]></surname>
<given-names><![CDATA[R. J.]]></given-names>
</name>
</person-group>
<source><![CDATA[CMOS: circuit design, layout, and simulation]]></source>
<year>2019</year>
<page-range>161-930</page-range><publisher-name><![CDATA[John Wiley &amp; Sons]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B6">
<label>6</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Cortes]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Bampi]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<source><![CDATA[Miller OTA Design using a Design Methodology Based on the gm/Id and Early-Voltage Characteristics: Design Considerations and Experimental Results]]></source>
<year>2006</year>
<conf-name><![CDATA[ XIIWorkshop Iberchip]]></conf-name>
<conf-loc> </conf-loc>
<page-range>501</page-range></nlm-citation>
</ref>
<ref id="B7">
<label>7</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Van de Plassche]]></surname>
<given-names><![CDATA[R. J]]></given-names>
</name>
</person-group>
<source><![CDATA[CMOS integrated analog-to-digital and digital-to-analog converters]]></source>
<year>2013</year>
<volume>742</volume>
<page-range>1-104</page-range><publisher-name><![CDATA[Springer Science &amp; Business Media]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B8">
<label>8</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Rio]]></surname>
<given-names><![CDATA[R. del]]></given-names>
</name>
<name>
<surname><![CDATA[Jose]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<source><![CDATA[CMOS sigma-delta converters: Practical design guide]]></source>
<year>2013</year>
<page-range>1-76</page-range><publisher-name><![CDATA[John Wiley &amp; Sons]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B9">
<label>9</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sandoval-Ibarra]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
<name>
<surname><![CDATA[M]]></surname>
<given-names><![CDATA[Cuesta-Claros]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Design of 2nd order low-pass active filters by preserving the physical meaning of design variables]]></article-title>
<source><![CDATA[Rev. Mex. Fis. E]]></source>
<year>2011</year>
<volume>57</volume>
<page-range>1</page-range></nlm-citation>
</ref>
<ref id="B10">
<label>10</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kawecki]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A new type of analog cosine converter]]></article-title>
<source><![CDATA[Rev. Mex. Fis. E]]></source>
<year>2006</year>
<volume>52</volume>
<page-range>387</page-range></nlm-citation>
</ref>
<ref id="B11">
<label>11</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Sushma]]></surname>
<given-names><![CDATA[P. S.]]></given-names>
</name>
</person-group>
<source><![CDATA[Design of high gain bulk-driven miller OTA using 180nm CMOS technology]]></source>
<year>2016</year>
<conf-name><![CDATA[ IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT)]]></conf-name>
<conf-date>2016</conf-date>
<conf-loc> </conf-loc>
<page-range>1774-7</page-range></nlm-citation>
</ref>
<ref id="B12">
<label>12</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Singh]]></surname>
<given-names><![CDATA[S. I.]]></given-names>
</name>
</person-group>
<source><![CDATA[Design of low-voltage CMOS two-stage operational transconductance amplifier]]></source>
<year>2017</year>
<conf-name><![CDATA[ International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT)]]></conf-name>
<conf-date>2017</conf-date>
<conf-loc> </conf-loc>
<page-range>248-52</page-range></nlm-citation>
</ref>
<ref id="B13">
<label>13</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Gupta]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Bansal]]></surname>
<given-names><![CDATA[U.]]></given-names>
</name>
</person-group>
<source><![CDATA[Design Of Low Power Floating Gate Miller OTA]]></source>
<year>2018</year>
<conf-name><![CDATA[ 3rdIEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT)]]></conf-name>
<conf-date>2018</conf-date>
<conf-loc> </conf-loc>
<page-range>195-9</page-range></nlm-citation>
</ref>
<ref id="B14">
<label>14</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Grasso]]></surname>
<given-names><![CDATA[A. D.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[High-Performance Three-Stage Single-Miller CMOS OTA With No Upper Limit of CL]]></article-title>
<source><![CDATA[IEEE Transactions on Circuits and Systems II: Express Briefs]]></source>
<year>2018</year>
<volume>65</volume>
<page-range>1529</page-range></nlm-citation>
</ref>
<ref id="B15">
<label>15</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Mohammed]]></surname>
<given-names><![CDATA[M. A.]]></given-names>
</name>
<name>
<surname><![CDATA[Roberts]]></surname>
<given-names><![CDATA[G. W.]]></given-names>
</name>
</person-group>
<source><![CDATA[A Scalable Many-Stage CMOS OTA for Closed-Loop Applications,]]></source>
<year>2021</year>
<conf-name><![CDATA[ IEEE International Symposium on Circuits and Systems (ISCAS)]]></conf-name>
<conf-date>2021</conf-date>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B16">
<label>16</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Assaad]]></surname>
<given-names><![CDATA[R. S.]]></given-names>
</name>
<name>
<surname><![CDATA[Silva-Martinez]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2009</year>
<volume>44</volume>
<page-range>2535</page-range></nlm-citation>
</ref>
<ref id="B17">
<label>17</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Li]]></surname>
<given-names><![CDATA[Y.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Transconductance enhancement method for operational transconductance amplifiers]]></article-title>
<source><![CDATA[Electronics letters]]></source>
<year>2010</year>
<volume>46</volume>
<page-range>1321</page-range></nlm-citation>
</ref>
<ref id="B18">
<label>18</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Ahmed]]></surname>
<given-names><![CDATA[M.]]></given-names>
</name>
</person-group>
<source><![CDATA[An improved recycling folded cascode amplifier with gain boosting and phase margin enhancement]]></source>
<year>2015</year>
<conf-name><![CDATA[ IEEE International Symposium on Circuits and Systems (ISCAS)]]></conf-name>
<conf-date>2015</conf-date>
<conf-loc> </conf-loc>
<page-range>2473-6</page-range></nlm-citation>
</ref>
<ref id="B19">
<label>19</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kouhalvandi]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<source><![CDATA[An improved 2 stage opamp with railto-rai&#969; gain-boosted folded cascode input stage and monticelli rail-to-rail class AB output stage]]></source>
<year>2017</year>
<conf-name><![CDATA[ 24thIEEE International Conference on Electronics, Circuits and Systems (ICECS)]]></conf-name>
<conf-date>2017</conf-date>
<conf-loc> </conf-loc>
<page-range>542-5</page-range></nlm-citation>
</ref>
<ref id="B20">
<label>20</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Garde]]></surname>
<given-names><![CDATA[M. P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Super Class-AB Recycling Folded Cascode OTA]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2018</year>
<volume>53</volume>
<page-range>2614</page-range></nlm-citation>
</ref>
<ref id="B21">
<label>21</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Allen]]></surname>
<given-names><![CDATA[P. E.]]></given-names>
</name>
<name>
<surname><![CDATA[Holberg]]></surname>
<given-names><![CDATA[D. R.]]></given-names>
</name>
</person-group>
<source><![CDATA[CMOS analog circuit design]]></source>
<year>2011</year>
<page-range>36-432</page-range><publisher-name><![CDATA[Elsevier]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B22">
<label>22</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Thandri]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Silva-Martinez]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>2003</year>
<volume>38</volume>
<page-range>237</page-range></nlm-citation>
</ref>
<ref id="B23">
<label>23</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kumar]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Nagulapalli]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Vishvakarma]]></surname>
<given-names><![CDATA[S. K.]]></given-names>
</name>
</person-group>
<source><![CDATA[A Novel Gain Enhanced Folded Cascode OPAMP in 28nm CMOS Technology]]></source>
<year>2022</year>
<conf-name><![CDATA[ International Conference on Electrical, Computer and Energy Technologies (ICECET)]]></conf-name>
<conf-date>2022</conf-date>
<conf-loc> </conf-loc>
<page-range>1-4</page-range></nlm-citation>
</ref>
<ref id="B24">
<label>24</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Liu]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
</person-group>
<source><![CDATA[An Improved Recycling Folded-Cascode Amplifier with Nested Current Mirror for Frontend Readout ASIC]]></source>
<year>2022</year>
<conf-name><![CDATA[ IEEE 2nd International Conference on Electronic Technology, Communication and Information (ICETCI)]]></conf-name>
<conf-date>2022</conf-date>
<conf-loc> </conf-loc>
<page-range>281-4</page-range></nlm-citation>
</ref>
<ref id="B25">
<label>25</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kayyil]]></surname>
<given-names><![CDATA[A. V.]]></given-names>
</name>
</person-group>
<source><![CDATA[A Two-Stage CMOS OTA with Load-Pole Cancellation]]></source>
<year>2019</year>
<conf-name><![CDATA[ IEEE International Symposium on Circuits and Systems (ISCAS)]]></conf-name>
<conf-date>2019</conf-date>
<conf-loc> </conf-loc>
<page-range>1-5</page-range></nlm-citation>
</ref>
<ref id="B26">
<label>26</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Jespers]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<source><![CDATA[The gm/ID Methodology, a sizing tool for lowvoltage analog CMOS Circuits: The semi-empirical and compact model approaches]]></source>
<year>2009</year>
<page-range>1-48</page-range><publisher-name><![CDATA[Springer Science &amp; Business Media]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B27">
<label>27</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Silveira]]></surname>
<given-names><![CDATA[F.]]></given-names>
</name>
<name>
<surname><![CDATA[Flandre]]></surname>
<given-names><![CDATA[D.]]></given-names>
</name>
<name>
<surname><![CDATA[Jespers]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[A g/sub m//I/sub D/ based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micro-power OTA]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>1996</year>
<volume>31</volume>
<page-range>1314</page-range></nlm-citation>
</ref>
<ref id="B28">
<label>28</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Cortes]]></surname>
<given-names><![CDATA[F. P.]]></given-names>
</name>
<name>
<surname><![CDATA[Fabris]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
<name>
<surname><![CDATA[Bampi]]></surname>
<given-names><![CDATA[S.]]></given-names>
</name>
</person-group>
<source><![CDATA[A band-pass Gm-C Filter design based on gm/ID methodology and characterization]]></source>
<year>2006</year>
<conf-name><![CDATA[ 19thannual symposium on Integrated circuits and systems design]]></conf-name>
<conf-loc> </conf-loc>
<page-range>232-7</page-range></nlm-citation>
</ref>
<ref id="B29">
<label>29</label><nlm-citation citation-type="book">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Schneider]]></surname>
<given-names><![CDATA[M. C.]]></given-names>
</name>
<name>
<surname><![CDATA[Galup-Montoro]]></surname>
<given-names><![CDATA[C.]]></given-names>
</name>
</person-group>
<source><![CDATA[CMOS analog design using all-region MOSFET modeling]]></source>
<year>2010</year>
<page-range>1-175</page-range><publisher-name><![CDATA[Cambridge University Press]]></publisher-name>
</nlm-citation>
</ref>
<ref id="B30">
<label>30</label><nlm-citation citation-type="">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Chan]]></surname>
<given-names><![CDATA[C. T.]]></given-names>
</name>
<name>
<surname><![CDATA[Johns]]></surname>
<given-names><![CDATA[D. A.]]></given-names>
</name>
<name>
<surname><![CDATA[Martin]]></surname>
<given-names><![CDATA[K. W.]]></given-names>
</name>
</person-group>
<source><![CDATA[Analog Integrated Circuit Design]]></source>
<year>2011</year>
</nlm-citation>
</ref>
<ref id="B31">
<label>31</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kouhalvandi]]></surname>
<given-names><![CDATA[L.]]></given-names>
</name>
</person-group>
<source><![CDATA[An improved 2 stage opamp with railto-rai! gain-boosted folded cascode input stage and monticelli rail-to-rail class AB output stage]]></source>
<year>2017</year>
<conf-name><![CDATA[ 2017, 24thIEEE International Conference on Electronics, Circuits and Systems (ICECS)]]></conf-name>
<conf-loc> </conf-loc>
<page-range>542-5</page-range></nlm-citation>
</ref>
<ref id="B32">
<label>32</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Lipka]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
</person-group>
<source><![CDATA[Design of a complementary folded-cascode operational amplifier]]></source>
<year>2009</year>
<conf-name><![CDATA[ IEEE International SOC Conference (SOCC)]]></conf-name>
<conf-date>2009</conf-date>
<conf-loc> </conf-loc>
<page-range>111-4</page-range></nlm-citation>
</ref>
<ref id="B33">
<label>33</label><nlm-citation citation-type="confpro">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kim]]></surname>
<given-names><![CDATA[K.]]></given-names>
</name>
<name>
<surname><![CDATA[Silva-Martinez]]></surname>
<given-names><![CDATA[J.]]></given-names>
</name>
</person-group>
<source><![CDATA[Low-power 3rd-order continuous-time low-pass sigma-delta analog-to-digital converter for wideband applications]]></source>
<year>2012</year>
<conf-name><![CDATA[ 2012 IEEE 55th International Midwest Symposium on Circuits and Systems]]></conf-name>
<conf-loc> </conf-loc>
<page-range>814-7</page-range></nlm-citation>
</ref>
<ref id="B34">
<label>34</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Kamath]]></surname>
<given-names><![CDATA[B.]]></given-names>
</name>
<name>
<surname><![CDATA[Meyer]]></surname>
<given-names><![CDATA[R.]]></given-names>
</name>
<name>
<surname><![CDATA[Gray]]></surname>
<given-names><![CDATA[P.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Relationship between frequency response and settling time of operational amplifiers]]></article-title>
<source><![CDATA[IEEE Journal of Solid-State Circuits]]></source>
<year>1974</year>
<volume>9</volume>
<page-range>347</page-range></nlm-citation>
</ref>
<ref id="B35">
<label>35</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Geiger]]></surname>
<given-names><![CDATA[R. L.]]></given-names>
</name>
<name>
<surname><![CDATA[SÃ¡nchez-Sinencio]]></surname>
<given-names><![CDATA[E.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Active filter design using operational transconductance amplifiers: A tutorial]]></article-title>
<source><![CDATA[IEEE Circuits and Devices Magazine]]></source>
<year>1985</year>
<volume>1</volume>
<page-range>20</page-range></nlm-citation>
</ref>
<ref id="B36">
<label>36</label><nlm-citation citation-type="journal">
<person-group person-group-type="author">
<name>
<surname><![CDATA[Yu]]></surname>
<given-names><![CDATA[S. D.]]></given-names>
</name>
</person-group>
<article-title xml:lang=""><![CDATA[Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp]]></article-title>
<source><![CDATA[JSTS: Journal of Semiconductor Technology and Science]]></source>
<year>2014</year>
<volume>14</volume>
<page-range>768</page-range></nlm-citation>
</ref>
</ref-list>
</back>
</article>
