Design, Simulation and Implementation of an Active Sound-Noise Cancellation System for Use in a Cockpit Intercommunication System

 

O. Sharifi-Tehrani

 

Department of Electrical Engineering, Najafabad Branch, Islamic Azad University, Isfahan, Iran. omidsht@sel.iaun.ac.ir

 

Abstract

In this paper, an active noise control system for denoising the intercommunication signal of an airplane cockpit is proposed. Noise sources such as engines degrade the quality of the intercommunication signal, especially in the case of the pilot and copilot headsets. A two-microphone active adaptive noise controller is designed by using an adaptive FIR filter in an active structure. The designed system is simulated and also implemented in real environment using real speech signals, periodic noise and AWGN noise. Also, an FPGA-based hardware implementation utilizing a novel method is provided. The whole design is considered an FPGA hardware core with low resource utilizations which is suitable for HW/SW codesign and System-on-Programmable-Chip (SoPC) applications. The codes have been written by using the VHDL93 hardware description language, the XilKernel embedded operating system and a finite state machine. The obtained results showed competent functionality and performance of the proposed system. This ICS noise removal architecture can be used on any cargo, civil or fighter platform (such as C-130, IR-AN 140 and F5-F) and also in radar and electronic warfare (EW) systems (for clutter/interference compensation) with minimum hardware or software changes.

Keywords: active noise control, sound denoising, adaptive FIR filter, intercommunication system, airplane cockpit, FPGA, electronic warfare.

 

DESCARGAR ARTÍCULO EN FORMATO PDF

 

References

[1] O. Sharifi-Tehrani, "Novel Hardware-Efficient Design of LMS-based Adaptive FIR Filter Utilizing Finite State Machine and Block-RAM," PRZEGLĄD ELEKTROTECHNICZNY (Electrical Review), Vol. 87, No. 7, pp. 240-244, August 2011.         [ Links ]

[2] O. Sharifi-Tehrani and M. Ashourian, "An FPGA-Based Implementation of ADALINE Neural Network with Low Resource Utilization and Fast Convergence," PRZEGLĄD ELEKTROTECHNICZNY (Electrical Review), Vol. 86, No. 12, pp. 288-292, December 2010.         [ Links ]

[3] O. Sharifi-Tehrani et al., "An FPGA-Based Implementation of Fixed-Point Standard-LMS Algorithm with Low Resource Utilization and Fast Convergence," Inter. Rev. on Comp. and Soft. (IReCOS), Vol. 5, No. 4, pp. 436-444, July 2010.         [ Links ]

[4] A. DiStefano et al., "Efficient FPGA implementation of an adaptive noise canceller", 7^th Inter. Workshop on Computer Architecture for Machine Perception, pp. 87-89, Italy, 2005.         [ Links ]

[5] M. Bahoura and H. Ezzaidi, "FPGA-implementation of a sequential adaptive noise canceller using Xilinx system generator", Inter. Conf. on Microelectronics - ICM, pp.213-216, Marrakech, 2009.         [ Links ]

[6] V. Rodellar et al., "FPGA implementation of an adaptive noise canceller for robust speech enhancement interfaces", 4^th Southern Conf. on Programmable Logic, pp. 13-18, San Carlos de Bariloche, 2008.         [ Links ]

[7] H. Zheng-wei and X. Zhi-yuan, "Modification of theoretical fixed-point LMS algorithm for implementation in hardware", 2^nd Inter. Sym. on Electrical Commerce and Security - ISECS, pp. 174-178, Vol. 2 China, IEEE Computer Society, 2009.         [ Links ]

[8] A. A. Vega-Ramírez and J. L. Pérez-Silva, "Digital Implementation of a Logical Functor on a PLD," Journal of Applied Research and Technology (JART), Vol. 9, No. 3, pp. 291-301, December 2011.         [ Links ]

[9] F. M. Casco-Sánchez et al., "A New Variable Step-Size NLMS Algorithm and its Performance Evaluation in Echo Cancelling Applications," Journal of Applied Research and Technology (JART), Vol. 9, No. 3, pp. 302-313, December 2011.         [ Links ]

[10] A. Jalili et al., "Design and implementation of a fast active noise control system on FPGA", Mediterranean Conf. on Control and Automation, pp. 1-4, Athens, 2007.         [ Links ]

[11] T. Adali and S. Haykin, "Adaptive Signal Processing-Next Generation Solutions", New York, Wiley-IEEE Publication, 2010.         [ Links ]

[12] P. P. Chu, "FPGA Prototyping by VHDL Examples", New York, Wiley Publication, 2008.         [ Links ]