Selection of MOSFET Sizes by Fuzzy Sets Intersection in the Feasible Solutions Space

 

S. Polanco-Martagón*¹, G. Reyes-Salgado^1,2, G. Flores-Becerra³, E. Tlelo-Cuautle⁴, L.G. de la Fraga⁵, I. Guerra-Gómez⁴, M.A. Duarte-Villaseñor⁴

 

¹CENIDET, México. *E-mail: s.martagon@cenidet.edu.mx

²Instituto Tecnológico de Cuautla, Morelos, México.

³Instituto Tecnológico de Puebla, Puebla, México.

⁴INAOE, México.

⁵CINVESTAV, México.

 

ABSTRACT

A fuzzy sets intersection procedure to select the optimum sizes of analog circuits composed of metal-oxide-semiconductor field-effect-transistors (MOSFETs), is presented. The cases of study are voltage followers (VFs) and a current-feedback operational amplifier (CFOA), where the width (W) and length (L) of the MOSFETs are selected from the space of feasible solutions computed by swarm or evolutionary algorithms. The evaluation of three objectives, namely: gain, bandwidth and power consumption; is performed using HSPICE™ with standard integrated circuit (IC) technology of 0.35um for the VFs and 180nm for the CFOA. Therefore, the intersection procedure among three fuzzy sets representing "gain close to unity", "high bandwidth" and "minimum power consumption", is presented. The main advantage relies on its usefulness to select feasible W/L sizes automatically but by considering deviation percentages from the desired target specifications. Basically, assigning a threshold to each fuzzy set does it. As a result, the proposed approach selects the best feasible sizes solutions to guarantee and to enhance the performances of the ICs in analog signal processing applications.

Keywords: Fuzzy sets, fuzzy set intersection, circuit sizing, analog circuits, MOSFET, evolutionary algorithms.

 

RESUMEN

Se presenta un procedimiento basado en la intersección de conjuntos difusos para la selección de las dimensiones óptimas de circuitos analógicos compuestos por transistores de efecto de campo metal-óxido-semiconductor (MOSFETs). Los casos de estudio son seguidores de voltaje (VFs) y un amplificador operacional retroalimentado en corriente (CFOA), donde el ancho (W) y el largo (L) de los MOSFETs son seleccionados desde el espacio de soluciones factibles calculadas por algoritmos evolutivos o de partículas. La evaluación de tres objetivos, que representan: ganancia, ancho de banda y consumo de potencia; se realiza utilizando HSPICE™ con tecnología estándar de circuitos integrados de 0.35um para el caso de los VFs, y 180nm para el CFOA. Por lo tanto, se presenta el procedimiento de intersección de tres conjuntos difusos los cuales representan la "ganancia cercana a la unidad", el "ancho de banda alto" y "mínimo consumo de potencia". La ventaja principal es su utilidad para seleccionar dimensiones W/L factibles automáticamente, pero el procedimiento toma en cuenta porcentajes de desviación con respecto a las especificaciones deseadas. Básicamente, esto se hace mediante la asignación de un valor de umbral para cada conjunto difuso. Como resultado, la aproximación propuesta selecciona la mejor solución factible para garantizar y mejorar el desempeño de Cls en aplicaciones de procesamiento de señales analógicas.

 

DESCARGAR ARTÍCULO EN FORMATO PDF

 

References

[1] Tlelo-Cuautle E. Analog Integrated Circuits for Analog Signal Processing, Springer, June 2012.         [ Links ]

[2] Tlelo-Cuautle E. Advances in Analog Circuits, InTech Publisher, February 2011. Open Access http://www.intechweb.org/books/show/title/advances-in-analog-circuits        [ Links ]

[3] Sánchez-López C., Fernández F.V., Tlelo-Cuautle E., Tan S. X.D., Pathological Element-Based Active Device Models and Their Application to Symbolic Analysis, IEEE Trans on Circuits and Systems I: Regular papers, vol. 58, no. 6, pp. 1382-1395, June 2011.         [ Links ]

[4] Sánchez-López C., Tlelo-Cuautle E., Martínez-Romero E. Symbolic Analysis of OTRAs-Based Circuits, Journal of Applied Research and Technology, vol. 9, no. 1, pp. 69-80, April 2011.         [ Links ]

[5] Pathak J.K, Singh A.K, Senani R. Systematic realisation of quadrature oscillators using current differencing buffered amplifiers, IET Circuits, Devices and Systems, vol. 5, no. 3, pp. 203-211, 2011.         [ Links ]

[6] Swamy M.N.S. Mutators, Generalized Impedance Converters and Inverters, and Their Realization Using Generalized Current Conveyors, Circuits, Systems, and Signal Processing, vol. 30, no. 1, pp. 209-232, 2011.         [ Links ]

[7] Khateb F., Biolek D. Bulk-Driven Current Differencing Transconductance Amplifier, Circuits, Systems, and Signal Processing, vol. 30, no. 5, pp. 1071-1089, 2011.         [ Links ]

[8] Becerra-Alvarez E., Sandoval-lbarra F., de la Rosa Jose M. Design of an adaptive LNA for hand-held devices in a 1-V 90-nm standard RF CMOS technology: From circuit analysis to layout, Journal of Applied Research and Technology, vol. 7, no. 1, pp. 51-61, April 2009.         [ Links ]

[9] Mateos-Santillan E., Perez-Silva J.L. Design, at transistor level, of a neuron with axonic delay, Journal of Applied Research and Technology, vol. 7, no. 1, pp. 62-72, April 2009.         [ Links ]

[10] Campos-Canton I. Development of logical cells through state space in a two-dimensional system, Revista Mexicana de Física, vol. 57, no. 2, pp. 106-109, April 2011.         [ Links ]

[11] Ghafar-Zadeh E., Sawan M., Therriault D. CMOS based capacitive sensor laboratory-on-chip: a multidisciplinary approach, Analog Integrated Circuits and Signal Processing, vol. 59, no. 1, pp. 1-12, 2009.         [ Links ]

[12] Tlelo-Cuautle E., Duarte-Villaseñor M.A., Guerra-Gómez I. Automatic synthesis of VFs and VMs by applying genetic algorithms, Circuits, Systems, and Signal Processing, vol. 27, no. 3, pp. 391-403, June 2008.         [ Links ]

[13] Tlelo-Cuautle E., Moro-Frias D., Sánchez-López C., Duarte-Villaseñor M.A. Synthesis of CCII-s by superimposing VFs and CFs through genetic operations, IEICE Electron. Express, vol. 5, no. 11, pp. 411-417, June 2008.         [ Links ]

[14] Duarte-Villaseñor M.A., Tlelo-Cuautle E., de la Fraga L.G. Binary genetic encoding for the synthesis of mixed-mode circuit topologies, Circuits, Systems, and Signal Processing, vol. 31, no. 3, pp. 849-863, 2012.         [ Links ]

[15] Tlelo-Cuautle, E., Duarte-Villaseñor, M.A.: Evolutionary electronics: automatic synthesis of analog circuits by GAs. In: Yang Ang, B.L.T., Yin, S. (eds.) Success in Evolutionary Computation. SCI, pp. 165-188. IGI Global (2008)        [ Links ]

[16] Sánchez-López C., Castro-Hernández A., Pérez-Trejo A. Experimental verification of the chua's circuit designed width UGCs, IEICE Electron. Express, vol. 5, no. 17, pp. 657-661, 2008.         [ Links ]

[17] Trejo-Guerra R., Tlelo-Cuautle E., Cruz-Hernández C., Sanchez-López C. Chaotic communication system using chua's oscillators realized with CCII+s, International Journal of Bifurcations and Chaos, vol. 19, no. 12, pp. 4217-4226, December 2009.         [ Links ]

[18] Trejo-Guerra R., Tlelo-Cuautle E., Jiménez-Fuentes J.M., Muñoz-Pacheco J.M., Sánchez-López C. Multiscroll Floating Gate Based Integrated Chaotic Oscillator, International Journal of Circuit Theory and Applications, 2011. DOI: 10.1002/cta.821        [ Links ]

[19] Gonzalez-Ramirez R.G., Smith N.R., Askin R.G., Miranda P.A., Sánchez J.M. A Hybrid Metaheuristic Approach to Optimize the Districting Design of a Parcel Company, Journal of Applied Research and Technology, vol. 9, no. 1, pp. 19-35, April 2011.         [ Links ]

[20] Laguna-Sanchez G.A., Olguin-Carbajal M., Cruz-Cortes N., Barrón-Fernández R., Alvarez-Zedillo J.A. Comparative Study of Parallel Variants for a Particle Swarm Optimization Algorithm Implemented on a Multithreading GPU, Journal of Applied Research and Technology, vol. 7, no. 3, pp. 292-309, December 2009.         [ Links ]

[21] Fakhfakh M., Cooren Y., Sallem A., Loulou M., Siarry P. Analog circuit design optimization through the particle swarm optimization technique, Analog Integrated Circuits and Signal Processing, vol. 63, no. 1, pp. 71-82, 2010.         [ Links ]

[22] Tlelo-Cuautle E., Guerra-Gómez I., Reyes-García C.A., Duarte-Villaseñor M.A. Synthesis of Analog Circuit by Genetic Algorithms and their Optimization by Particle swarm Optimization, in Intelligent System for Automated Learning and Adaptation: Emerging Trends and Applications, Chiong R. (Ed.), pp. 173-192, IGI Global, 2010. DOI: 10.4018/978-1-60566-798-0.ch008        [ Links ]

[23] Tlelo-Cuautle E, Guerra-Gómez I., Duarte-Villaseñor M.A., de la Fraga L.G., Flores-Becerra G., Reyes-Salgado G., Reyes-Garcia C.A., Rodriguez-Gómez G. Applications of evolutionary algorithms in the design automation of analog integrated circuits, Journal of Applied Sciences, vol. 10, no. 17, pp. 1859-1872, 2010.         [ Links ]

[24] Tlelo-Cuautle E., Guerra-Gómez I., de la Fraga L.G., Flores-Becerra G., Polanco-Martagón S., Fakhfakh M., Reyes-Garcia C.A., Rodriguez-Gómez G., Reyes-Salgado G. Evolutionary Algorithms in the Optimal Sizing of Analog Circuits, in Intelligent Computational Optimization in Engineering, Koeppen M., Schaefer G., Abraham A. (Eds.), vol. 366, pp. 109-138, Springer, 2011. DOI: 10.1007/978-3-642-21705-0_5        [ Links ]

[25] Sonmez-Ozsun S., Dundar Gunhan. Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm, Integration-The VLSI Journal, vol. 44, no. 2, pp. 144-154, March 2011.         [ Links ]

[26] Liu B., Fernández F.V., Gielen G.E. Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques, IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 6, pp. 793-805, June 2011.         [ Links ]

[27] Rangel D., Rivera A.L., Alaniz P.D. Intelligent Positioning Fuzzy Servomechanism Under PWM Nonlinear Loads, Journal of Applied Research and Technology, vol. 8, no. 1, pp. 87-100, 2010.         [ Links ]

[28] Perez SJ.L., Garces M.A., Cabiedes C.F., Miranda A.V. Electronic model of a dubois fuzzy integration neuron, Journal of Applied Research and Technology, vol. 7, no. 1, pp. 73-82, April 2009.         [ Links ]

[29] Torralba A., Chavez J., Franquelo L. Fasy: a fuzzy logic based tool for analog synthesis, IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 7, pp. 705-715, 1996.         [ Links ]

[30] Diaz-Madrid J.A., Hinojosa J., Doménech-Asensi G. Fuzzy logic technique for accurate analog circuits macromodel sizing, International Journal of Circuit Theory and Applicatons, vol. 38, no. 3, pp. 307-319, April 2010.         [ Links ]

[31] Polanco-Martagón S., Flores-Becerra G., Tlelo-Cuautle E. Fuzzy-Set Based Aproach to Compute Optimum Sizes of Voltage Followers, in IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 844-847, Tunisia 2009.         [ Links ]