Resumen

LINARES ARANDA, Mónico  y  AGUIRRE HERNANDEZ, Mariano. New High-Performance Full Adders Using an Alternative Logic Structure. Comp. y Sist. [online]. 2011, vol.14, n.3, pp.213-223. ISSN 2007-9737.

This paper presents two new high-speed low-power 1-bit full-adder cells using an alternative logic structure, and the logic styles DPL and SR-CPL. The adders were designed using electrical parameters of a 0.35µm Complementary Metal-Oxide-Semiconductor (CMOS) process, and were compared with various adders published previously, with regards of power-delay product. To validate the performance simulation results of one of the proposed adders, an 8-bits pipelined multiplier was fabricated using a 0.35µm CMOS technology, and it showed to provide superior performance.

Palabras llave : Full-adder; Low-power; Multiplier; Pipeline.

        · resumen en Español     · texto en Inglés     · Inglés ( pdf )