SciELO - Scientific Electronic Library Online

 
vol.30 número3Síntesis por el método Pechini y caracterización estructural, óptica y termoeléctrica de CuAlO2 índice de autoresíndice de materiabúsqueda de artículos
Home Pagelista alfabética de revistas  

Servicios Personalizados

Revista

Articulo

Indicadores

Links relacionados

  • No hay artículos similaresSimilares en SciELO

Compartir


Superficies y vacío

versión impresa ISSN 1665-3521

Resumen

LINARES ARANDA, M.; CALLEJA ARRIAGA, W.; TORRES JACOME, A.  y  BAEZ ALVAREZ, C.R.. A modular and generic monolithic integrated MEMS fabrication process. Superf. vacío [online]. 2017, vol.30, n.3, pp.30-39.  Epub 13-Oct-2020. ISSN 1665-3521.

A modular and generic, monolithic integrated MEMS fabrication process is presented to integrate microelectronics (CMOS) with mechanical microstructures (MEMS). The proposed monolithic integrated fabrication process is designed using an intra-CMOS approach (to fabricate the mechanical microstructures into trenches without the need of planarization techniques) and a CMOS module (to fabricate the electronic devices) with a 3 μm length as minimum feature. The microstructures module is made up to three polysilicon layers, and aluminum as electrical interconnecting material. From simulation results, using the SILVACO® suite (Athena and Atlas frameworks), no significant degradation on the CMOS performance devices was observed after MEMS manufacturing stage; however, the thermal budget of the modules plays a crucial role, because it set the conditions for obtaining the complete set of devices fabricated near their optimal point. Finally, to evaluate and to support the development of the proposed integrated MEMS process, a modular test chip that includes electrical test structures, mechanical test structures, interconnection reliability test structures and functional micro-actuators, was also designed.

Palabras llave : MEMS; CMOS; Process Simulation; Surface Micromachining; Test chip.

        · texto en Inglés     · Inglés ( pdf )