

Common-source cold-FET used to validate noise figure measurements and on-wafer FET noise parameters

B. E. Figueroa Reséndiz, M. C. Maya Sánchez, and J. A. Reynoso Hernández
*Centro de Investigación Científica y de Educación Superior de Ensenada,
 División de Física Aplicada, Departamento de Electrónica y Telecomunicaciones,
 Carretera Ensenada-Tijuana No. 3918, Zona Playitas, 22860, Ensenada, B.C. México.
 e-mail: befiguer@cicese.mx; mcmaya@cicese.mx; apolinar@cicese.mx*

Received 1 October 2012; accepted 25 July 2013

This work proposes the use of a common-source cold-FET with gate forward biased to validate the noise figure measurements and the noise parameters of on-wafer transistors. Since a common-source cold-FET behaves as an attenuator, its noise figure and noise parameters can be determined from S-parameters measurements. Three methods for determining the noise parameters of the common-source cold-FET are investigated. The first one uses the noise correlation matrix for passive devices (the S-parameters), the second one is the tuner method and the third one is the F_{50} method. The noise figure measured and the noise figure computed from S-parameters agree quite well. The noise parameters extracted with the tuner method and the F_{50} method show good correlation with the noise parameters computed with the S-parameters. These results validate both the noise figure measurements and the noise parameters extraction.

Keywords: Noise figure; noise parameters; cold-FET; source-pull tuner method; F_{50} method.

PACS: 85.30.De; 06.20.fb; 84.40.Dc

1. Introduction

Noise figure is one of the receiver parameters; that indicates its ability to process low-level signals. This figure of merit is mainly dictated by the low noise amplifier (LNA), and it depends on the transistors' noise parameters [1,2]. The knowledge of noise figure at different input impedances allows the determination of the four noise parameters (NPs) [3]: minimum noise figure, F_{\min} , noise resistance R_n , and the magnitude and phase of the optimum reflection coefficient, Γ_{opt} (or the real and the imaginary parts of optimum admittance, $Y_{\text{opt}} = G_{\text{opt}} + jB_{\text{opt}}$). The NPs depend on both the frequency and the bias point.

The transistor NPs can be determined by using either the multiple-impedance technique (tuner method) [4-8] or the F_{50} method [9,10]. The tuner method uses measures of noise figure at different impedances presented at the input of the device under test (DUT). This technique can be applied to any two-port device. The F_{50} method requires the knowledge of the transistor noise model, and only needs measurements of the transistor noise figure when its input is loaded with a broadband load near 50 ohms. To minimize errors in the noise parameters extraction the F_{50} method uses frequency redundancy. Therefore, errors in the measurements of noise figure and reflection coefficient preclude the correct determination of the NPs. Therefore, high reliable measurements of noise figure and reflection coefficients are required. In this sense, noise verification standards are also sought after in order to validate the noise figure measurements of mismatched devices.

The common-gate cold-FET configuration has been proposed as a verification standard to check the accuracy of NPs [11-12]. The cold-FET in common-gate configuration

can be used as a noise verification standard since its noise figure and noise parameters can be directly computed from the device S-parameters. The common-gate cold-FET transistor behaves as a variable attenuator in function of the bias point, and their noise parameters are the same order of magnitude as the active device ones. Besides, the common-gate cold-FET transistor can also be used to check the accuracy of the noise figure setup [11]. However, the common-gate cold-FET configuration is not a common on-wafer FET configuration and its implementation requires additional technological steps. For example, a specific bonding to become the transistor in common-gate configuration or a specific foundry design, are needed. For on-wafer transistors, the common-source is the most common configuration, and therefore the implementation of the common-source cold-FET configuration is straightforward. Even though the common-source cold-FET exhibits a large noise figure (around 10 dB) [11], it can be used as noise verification standard, but not to check the accuracy of the noise figure setup (especially, when noise figure values less than 2 dB have to be measured). For these reasons, in this work a common-source cold-FET with gate forward biased is proposed to validate the noise figure measurements and the noise parameters of on-wafer transistors only. Like the common-gate cold-FET, the common-source cold-FET exhibits mismatches close to an active device, therefore the noise figure measurements are performed in a similar condition. Furthermore, the performance of both the tuner method and the F_{50} method for determining the noise parameters in the frequency range of 5-10 GHz are validated using the common-source cold-FET as verification standard.

It is important to comment that the common-source cold-FET configuration under reverse bias has been used as noise source [13-14]; but not as calibration element due to large

noise level. By contrast, the common-source cold-FET under the forward bias behaves as attenuator it can be used to verify noise figure measurements.

2. Noise figure and noise parameters of the common-source cold-FET

A common-source cold-FET configuration is proposed to validate the measured noise figure and the noise parameters extracted by the F_{50} and tuner methods. The common-source cold-FET is implemented by using a common-source MES-FET biased with $V_{GS} > V_{bi} > 0$ (V_{bi} is the “built-in voltage”) and floating V_{DS} (open drain). The procedure to obtain the noise parameters is described next.

2.1. Computation of the passive device noise parameters using S-parameters

Since the common-source cold-FET is a passive element, its noise figure is given by [15]:

$$F = L, \quad (1)$$

where L are the device losses computed from the S-parameters. The available gain is $G = 1/L$.

$$\mathbf{C}^{AT} = \begin{bmatrix} C_{11}^{AT} & C_{12}^{AT} \\ C_{21}^{AT} & C_{22}^{AT} \end{bmatrix} = 4kT_0\Delta f \begin{bmatrix} R_n & \frac{1}{2}(F_{\min}-1) - R_n Y_{\text{opt}}^* \\ \frac{1}{2}(F_{\min}-1) - R_n Y_{\text{opt}} & R_n |Y_{\text{opt}}|^2 \end{bmatrix}. \quad (4)$$

Then, from Eq. (4), the noise parameters are given as

$$R_n = \frac{C_{11}^{AT}}{4kT_0\Delta f}, \quad (5)$$

$$G_{\text{opt}} = \sqrt{\frac{C_{22}^{AT}}{C_{11}^{AT}} - \left(\frac{\text{Im}(C_{12}^{AT})}{C_{11}^{AT}}\right)^2}, \quad (6)$$

$$B_{\text{opt}} = \frac{\text{Im}(C_{12}^{AT})}{C_{11}^{AT}}, \quad (7)$$

and

$$F_{\min} = 1 + \frac{1}{2kT_0\Delta f} [C_{12}^{AT} + C_{11}^{AT} Y_{\text{opt}}^*]. \quad (8)$$

The asterisk denotes the complex conjugate.

2.2. Determination of the noise parameters using the F_{50} technique

In the F_{50} technique the noise parameters are determined from the knowledge of the device noise model and from the measurements of its noise figure, at different frequencies, when a source admittance is connected to the input of the DUT [9-10]. The analysis of the noise equivalent circuit allows us to determine the correlation matrix, \mathbf{C}^{AT} [10,16],

On the other hand, the common-source cold-FET’s noise parameters can also be computed from the S-parameters through the correlation matrices, as described as follows. For passive devices, the correlation matrix, in its chain representation \mathbf{C}^{AT} , is determined from [16,17] as

$$\mathbf{C}^{AT} = 2kT_a\Delta f \mathbf{P}^{ZA} \{ \mathbf{Z}^D + \mathbf{Z}^{D\dagger} \} \mathbf{P}^{ZA\dagger}, \quad (2)$$

Where k denotes the Boltzmann’s constant ($1.3807 \times 10^{-23} \text{ JK}^{-1}$), T_0 is the standard temperature (290 K) and Δf is the incremental noise bandwidth. The superscript ‘†’ denotes the conjugate transpose, T_a is the room temperature (300 K), \mathbf{Z}^D is the device impedance matrix computed from its S-parameter measurements. Finally, \mathbf{P}^{ZA} is the transformation matrix from impedance to chain representation [17], given by

$$\mathbf{P}^{ZA} = \begin{bmatrix} 1 & \frac{Z_{11}^D}{Z_{21}^D} \\ 0 & \frac{1}{Z_{21}^D} \end{bmatrix}. \quad (3)$$

The noise parameters can be derived from \mathbf{C}^{AT} [12,17], since

which models the whole noise transistor behavior. Then, from the knowledge of \mathbf{C}^{AT} the noise parameters are computed according to the procedure described next. It is important to comment that, to the author’s knowledge, noise analysis of the common-source cold-FET applying the F_{50} technique has not been reported yet.

The active region of the transistor, biased as a cold-FET, is modeled as a Schottky diode in series with a channel resistance, whose impedance is denoted as \mathbf{Z}^{int} , shown in Fig. 1(a). The small-signal equivalent circuit of the common-source cold-FET is shown in Fig. 1(b) [18], where the noise sources are also included. The parasitic elements (R_g , R_d , R_s , L_g , L_d , L_s) are bias independent, while the active region modeled by \mathbf{Z}^{int} is bias dependent. The parasitic elements of the equivalent circuit are extracted according to the method described by Reynoso *et al.* [18]. Once the parasitic elements are known, then \mathbf{Z}^{int} is de-embedded.

The noise sources of the intrinsic transistor are represented as noise source voltages e_{gs} and e_{ds} , where the former is associated to the gate-source terminal and the later is associated to the drain-source terminal. The intrinsic noise sources e_{gs} and e_{ds} are arranged into the correlation matrix




FIGURE 1. Common-source cold-FET: (a) Equivalent circuit for the intrinsic transistor. Note: α_g and α are the factors related to the gate-source current distribution, and to the gate-drain current distribution, respectively. At low current values, $\alpha_g = 1/3$ and $\alpha = 1/2$. R_{ch} is the channel resistance, n is the ideality factor and q is the electron charge. (b) Total electrical equivalent circuit, divided in networks and including noise sources.

denoted as $\mathbf{C}^{\mathbf{Z}^{\text{int}}}$. The noise contribution of the parasitic elements is modeled by means of the noise source voltages e_{R_g} , e_{R_d} and e_{R_s} , associated to the gate, the drain and the source parasitic resistances, respectively.

To obtain the total correlation matrix, the equivalent circuit is divided into four networks, as shows in Fig. 1(b).

To model the noise contribution of the intrinsic transistor, the impedance matrix representation $\mathbf{C}^{\mathbf{Z}^{\text{int}}}$ is given by:

$$\mathbf{C}^{\mathbf{Z}^{\text{int}}} = \begin{bmatrix} \overline{e_{gs}^2} & \overline{e_{gs}e_{ds}^*} \\ \overline{e_{gs}e_{gs}^*} & \overline{e_{ds}^2} \end{bmatrix} = \begin{bmatrix} C_{11}^{\text{int}} & C_{12}^{\text{int}} \\ C_{21}^{\text{int}} & C_{22}^{\text{int}} \end{bmatrix}. \quad (9)$$

Next, the correlation matrix associated to the source network, $\mathbf{C}^{\mathbf{Z}^{\text{S}}}$, is added to $\mathbf{C}^{\mathbf{Z}^{\text{int}}}$:

$$\mathbf{C}^{\mathbf{Z}^{\text{IS}}} = \mathbf{C}^{\mathbf{Z}^{\text{int}}} + \mathbf{C}^{\mathbf{Z}^{\text{S}}}, \quad (10)$$

where $\mathbf{C}^{\mathbf{Z}^{\text{S}}} = 2kT_0\Delta f(\mathbf{Z}_S + \mathbf{Z}_S^\dagger)$, \mathbf{Z}_S being the impedance matrix of the source network. Then, the matrix $\mathbf{C}^{\mathbf{Z}^{\text{IS}}}$ is transformed to the chain representation and the gate and drain noise contribution represented by the $\mathbf{C}^{\mathbf{A}^{\text{G}}}$ and $\mathbf{C}^{\mathbf{A}^{\text{D}}}$ correlations matrix are added. Therefore, the correlation matrix $\mathbf{C}^{\mathbf{A}^{\text{T}}}$ is defined as

$$\begin{aligned} \mathbf{C}^{\mathbf{A}^{\text{T}}} &= \mathbf{A}^{\mathbf{G}^{\text{IS}}} \mathbf{C}^{\mathbf{A}^{\text{D}}} (\mathbf{A}^{\mathbf{G}^{\text{IS}}})^\dagger \\ &+ \mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}} \mathbf{C}^{\mathbf{Z}^{\text{int}}} (\mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}})^\dagger \\ &+ \mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}} \mathbf{C}^{\mathbf{Z}^{\text{S}}} (\mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}})^\dagger + \mathbf{C}^{\mathbf{A}^{\text{G}}}, \end{aligned} \quad (11)$$

where $\mathbf{A}^{\mathbf{G}}$ is the ABCD matrix of the gate network, $\mathbf{A}^{\mathbf{G}^{\text{IS}}}$ is the ABCD matrix of the gate- intrinsic-source networks and $\mathbf{P}^{\mathbf{Z}^{\text{AIS}}}$ is the transformation matrix from the impedance to chain representation of the intrinsic-source networks [17]. This matrix is given by

$$\mathbf{P}^{\mathbf{Z}^{\text{AIS}}} = \begin{bmatrix} 1 & \frac{Z_{11}^{\text{IS}}}{Z_{21}^{\text{IS}}} \\ 0 & \frac{1}{Z_{21}^{\text{IS}}} \end{bmatrix}, \quad (12)$$

where \mathbf{Z}^{IS} is the impedance matrix of the intrinsic transistor in series with the source network. Equation (11) can be expressed as

$$\mathbf{C}^{\mathbf{A}^{\text{T}}} = \mathbf{C}^{\mathbf{A}^{\text{EXT}}} + \mathbf{C}^{\mathbf{A}^{\text{INT}}}, \quad (13)$$

with

$$\begin{aligned} \mathbf{C}^{\mathbf{A}^{\text{EXT}}} &= \mathbf{A}^{\mathbf{G}^{\text{IS}}} \mathbf{C}^{\mathbf{A}^{\text{D}}} (\mathbf{A}^{\mathbf{G}^{\text{IS}}})^\dagger \\ &+ \mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}} \mathbf{C}^{\mathbf{Z}^{\text{S}}} (\mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}})^\dagger + \mathbf{C}^{\mathbf{A}^{\text{G}}} \end{aligned} \quad (14)$$

and

$$\mathbf{C}^{\mathbf{A}^{\text{INT}}} = \mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}} \mathbf{C}^{\mathbf{Z}^{\text{int}}} (\mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}})^\dagger. \quad (15)$$

The extrinsic noise correlation matrix, $\mathbf{C}^{\mathbf{A}^{\text{EXT}}}$, includes the whole effect of thermal noise associated to the extrinsic elements, and this contribution can be determined as long as their values are known. The intrinsic correlation matrix, $\mathbf{C}^{\mathbf{A}^{\text{INT}}}$, represents noise generated in the intrinsic transistor. The contribution of the Schottky diode shot noise can also be included by adding a current source noise (i_{shot}) in parallel to the diode. The spectral density, $\overline{i_{\text{shot}}^2}$, can be determined from low frequency noise measurement, and is considered as an extrinsic noise source [10]. According to the procedure described before (from Eq. (9) to (11)), the total shot noise correlation matrix is given by:

$$\mathbf{C}_{\text{shot}} = \mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}} \begin{bmatrix} \overline{e_{\text{shot}}^2} & 0 \\ 0 & 0 \end{bmatrix} (\mathbf{A}^{\mathbf{G}} \mathbf{P}^{\mathbf{Z}^{\text{AIS}}})^\dagger. \quad (16)$$

Where

$$\overline{e_{\text{shot}}^2} = |Z_{\text{did}}|^2 \overline{i_{\text{shot}}^2},$$

Z_{did} is the diode impedance ($Z_{\text{did}} = \frac{nkT_0}{qI_{\text{GS}}}$), and $\overline{i_{\text{shot}}^2} = 2qI_{\text{GS}}$. Then, if the shot noise is included in the equivalent circuit, the shot noise correction matrix, \mathbf{C}_{shot} , should be added to the Eq. (14). In the same way, the Eq. (2) defines only the cold-FET thermal noise contribution (considering as passive device); if the shot noise is considered, \mathbf{C}_{shot} is added to Eq. (2). The shot noise contribution in the noise figure will be discussed at the results section.

It is important to comment that the cold-FET configuration can be represented by two Schottky diodes: one due to the gate-source contacts and the other one due to the gate-drain contacts. Then, the \mathbf{C}_{shot} should be redefined considering the two shot current sources noise, one associated to the

gate-source Schottky diode ($\overline{i_{\text{shot_GS}}^2}$) and the other one associated to the gate-drain Schottky diode ($\overline{i_{\text{shot_GD}}^2}$) [14]:

$$\mathbf{C}_{\text{shot}} = \mathbf{A}^G \mathbf{P}^Z \mathbf{A}^i \mathbf{S} \mathbf{Z}_{\text{int}} \mathbf{H}_0 \times \begin{bmatrix} \overline{i_{\text{shot_GS}}^2} & 0 \\ 0 & \overline{i_{\text{shot_GD}}^2} \end{bmatrix} (\mathbf{A}^G \mathbf{P}^Z \mathbf{A}^i \mathbf{S} \mathbf{Z}_{\text{int}} \mathbf{H}_0)^\dagger \quad (17)$$

Where $\overline{i_{\text{shot_GS}}^2} = 2qI_{GS}$ and $\overline{i_{\text{shot_GD}}^2} = 2qI_{GD}$, \mathbf{H}_0 is the conversion matrix from an $\overline{i_{\text{shot_GS}}^2} - \overline{i_{\text{shot_GD}}^2}$ noise-source configuration to an admittance noise-source configuration [14], and \mathbf{Z}_{int} is the impedance of the intrinsic device. However, since in this work the floating drain-source configuration is considered, $I_{GD} = 0$ and the Eq. (17) is reduced to (16).

As mentioned early, since the common-source cold-FET is a passive device, $\mathbf{C}^{\mathbf{Z}_{\text{int}}}$, and therefore $\mathbf{C}^{\mathbf{A}^{\text{INT}}}$, can be determined from the knowledge of \mathbf{Z}_{int} . Moreover, to validate the F_{50} technique we assumed that the elements of $\mathbf{C}^{\mathbf{Z}_{\text{int}}}$ are unknown, and they can be computed from the noise figure by using [16]:

$$F = 1 + \frac{1}{4kT_0 \text{Re}(Z_g) \Delta f} \cdot [1 \ Z_g] \cdot \mathbf{C}^{\mathbf{A}^{\text{INT}}} \cdot \begin{bmatrix} 1 \\ Z_g^* \end{bmatrix}, \quad (18)$$

where Z_g is the impedance value of the load presented at the input of the DUT. The noise figure is measured for N_f frequency points. Substituting Eqs. (13) and (15) into Eq. (18), it follows

$$\Delta_i = [1 \ Z_{g_i}] \cdot \mathbf{P} \cdot \mathbf{C}^{\mathbf{Z}_{\text{int}}} \cdot \mathbf{P}^\dagger \cdot \begin{bmatrix} 1 \\ Z_{g_i}^* \end{bmatrix}, \quad (19)$$

with $i=1, \dots, N_f$, and

$$\Delta_i = 4kT_0 \text{Re}(Z_{g_i}) \Delta f [F_i - 1] - [1 \ Z_{g_i}] \cdot \mathbf{C}^{\mathbf{A}^{\text{EXT}}} \cdot \begin{bmatrix} 1 \\ Z_{g_i}^* \end{bmatrix}, \quad (20)$$

and

$$\mathbf{P} = \mathbf{A}^G \mathbf{P}^Z \mathbf{A}^i \mathbf{S} \quad (21)$$

Since the $\mathbf{C}^{\mathbf{Z}_{\text{int}}}$ is an Hermitian matrix, $\text{Im}(C_{11}^{\text{int}}) = \text{Im}(C_{22}^{\text{int}}) = 0$, $C_{21}^{\text{int}} = (C_{12}^{\text{int}})^*$ and $C_{12}^{\text{int}} = \text{Re}(C_{12}^{\text{int}}) + j\text{Im}(C_{12}^{\text{int}})$, Eq. (19) becomes

$$\Delta_i = [M_{i1} \ M_{i2} \ M_{i3} \ M_{i4}] \begin{bmatrix} C_{11}^{\text{int}} \\ C_{22}^{\text{int}} \\ \text{Re}(C_{12}^{\text{int}}) \\ \text{Im}(C_{12}^{\text{int}}) \end{bmatrix}, \quad (22)$$

where

$$M_{i1} = |P_{11}|^2 + |Z_{g_i}|^2 |P_{21}|^2 + Z_{g_i} P_{11}^* P_{21} + Z_{g_i}^* P_{11} P_{21}^*, \quad (23)$$

$$M_{i2} = |P_{12}|^2 + |Z_{g_i}|^2 |P_{22}|^2 + Z_{g_i} P_{12}^* P_{22} + Z_{g_i}^* P_{12} P_{22}^*, \quad (24)$$

$$M_{i3} = 2\text{Re}(P_{11} P_{12}^*) + 2|Z_{g_i}|^2 \text{Re}(P_{21} P_{22}^*) + 2\text{Re}(Z_{g_i} P_{12}^* P_{21}) + 2\text{Re}(Z_{g_i}^* P_{11} P_{22}^*) \quad (25)$$

and

$$M_{i4} = -2\text{Im}(P_{11} P_{12}^*) - 2|Z_{g_i}|^2 \text{Im}(P_{21} P_{22}^*) - 2\text{Im}(Z_{g_i} P_{12}^* P_{21}) - 2\text{Im}(Z_{g_i}^* P_{11} P_{22}^*). \quad (26)$$

Equation (22) has four unknowns, so at least four frequency points are needed to solve the system. When $N_f > 4$, the system is redundant. On the other hand, the elements of $\mathbf{C}^{\mathbf{Z}_{\text{int}}}$ can be modeled by a frequency dependent L-order polynomial:

$$C_{mn}^{\text{int}} = \sum_{l=0}^L C_{mn}^l f_i^l, \quad (27)$$

where C_{mn}^{int} refers to C_{11}^{int} , C_{22}^{int} , $\text{Re}(C_{12}^{\text{int}})$ or $\text{Im}(C_{12}^{\text{int}})$. When $L=1$, and substituting (27) into (22), the following matrix equation results:

$$\begin{bmatrix} \Delta_1 \\ \vdots \\ \Delta_i \\ \vdots \\ \Delta_{N_f} \end{bmatrix} = \begin{bmatrix} M_{11} & M_{11}f_1 & M_{12} & M_{12}f_1 & M_{13} & M_{13}f_1 & M_{14} & M_{14}f_1 \\ \vdots & \vdots \\ M_{i1} & M_{i1}f_2 & M_{i2} & M_{i2}f_2 & M_{i3} & M_{i3}f_2 & M_{i4} & M_{i4}f_2 \\ \vdots & \vdots \\ M_{N_f 1} & M_{N_f 1}f_{N_f} & M_{N_f 2} & M_{N_f 2}f_{N_f} & M_{N_f 3} & M_{N_f 3}f_{N_f} & M_{N_f 4} & M_{N_f 4}f_{N_f} \end{bmatrix} \begin{bmatrix} C_{11}^0 \\ C_{11}^1 \\ C_{22}^0 \\ \vdots \\ C_{22}^1 \\ \text{Re}(C_{12})^0 \\ \text{Re}(C_{12})^1 \\ \text{Im}(C_{12})^0 \\ \text{Im}(C_{12})^1 \end{bmatrix} \quad (28)$$

Since Eq. (28) is not a square matrix, an analytical solution does not exist. To solve Eq. (28) a numerical optimization method is then required.

The optimization's goal is to minimize the error function, ε_{F50} , defined as,

$$\begin{aligned} \varepsilon_{F50} = & \frac{1}{N_f} \left(\sum_{i=1}^{N_f} \left| (M_{i1} + M_{i1}f_i) C_{11}^{\text{int}} \right. \right. \\ & + (M_{i2} + M_{i2}f_i) C_{22}^{\text{int}} + (M_{i3} + M_{i3}f_i) \text{Re}(C_{12}^{\text{int}}) \\ & \left. \left. + (M_{i4} + M_{i4}f_i) \text{Im}(C_{12}^{\text{int}}) - \Delta_i \right|^2 \right)^{1/2}, \end{aligned} \quad (29)$$

where Δ_i is computed from Eq. (20).

The initial values are obtained as follow: C_{22}^0 , $\text{Re}(C_{12})^0$ and $\text{Im}(C_{12})^0$ are computed applying the pseudo-inverse to (28), C_{11}^0 is determined from $C_{11}^0 = 4kT_a \text{Re}(Z_{\text{int}}(1, 1))$ [10], and C_{22}^1 , $\text{Re}(C_{12})^1$, $\text{Im}(C_{12})^1$ and C_{11}^1 are equal to zero. The optimization order is: C_{22}^0 , C_{22}^1 , C_{11}^0 , C_{11}^1 , $\text{Re}(C_{12})^0$, $\text{Re}(C_{12})^1$, $\text{Im}(C_{12})^0$, and $\text{Im}(C_{12})^1$. This order has been established after observing how the variations of C^{Zint} elements affect the behavior of the noise parameters. Besides, the following restrictions are taken into account in the optimization process:

$$\begin{aligned} C_{11}^{\text{int}} \geq 0, \quad C_{22}^{\text{int}} \geq 0, \\ 0 \leq \left| \rho = \frac{C_{12}^{\text{int}}}{\sqrt{|C_{11}^{\text{int}}|^2 |C_{22}^{\text{int}}|^2}} \right| \leq 1. \end{aligned} \quad (30)$$

Once C^{Zint} has been determined, the noise parameters are computed from C^{AT} (see Eqs. (13)-(15) and (5)-(8)).

2.3. Determination of noise parameters applying the tuner technique

In order to verify the correct extraction of the noise parameters we compare the results obtained with the proposed method with the results obtained using the tuner technique. Noise parameter extraction based on the tuner system uses the measure of the noise figure under different input admittances (at least seven different admittances). The noise parameters are determined from the solution of the noise figure equation defined as function of the noise parameters and of the source admittance, which is given by [3,4]

$$\begin{aligned} F(Y_{gj}) = & F_{\text{min}} \\ & + \frac{R_n}{G_{gj}} \left[(G_{gj} - G_{\text{opt}})^2 + (B_{gj} - B_{\text{opt}})^2 \right], \end{aligned} \quad (31)$$

where $Y_{gj} = G_{gj} + jB_{gj}$, with $j=1, \dots, N_s$, and N_s is the number of points of Y_g at which F is measured. Equation (31) can be rewritten, according with the Lane method [4], as:

$$F(\Gamma_{gj}) = A + B G_{gj} + \frac{C + B(B_{gj})^2 + D B_{gj}}{G_{gj}}, \quad (32)$$

where

$$F_{\text{min}} = A + \sqrt{4BC - D^2}, \quad (33)$$

$$R_n = B, \quad (34)$$

$$B_{\text{opt}} = -\frac{D}{2B}, \quad (35)$$




FIGURE 2. Noise figure measurement system.




FIGURE 3. a) Noise figure and b) noise parameters of the receiver.

and

$$G_{\text{opt}} = \frac{\sqrt{4BC - D^2}}{2B}. \quad (36)$$

The A, B, C and D parameters can be obtained by applying the least square method.

3. Experimental results

3.1. Noise figure setup

The S-parameters and the noise figure of the device under test have been measured from 5 to 10 GHz using the experimental setup shown in Fig. 2. The setup consists of a vector network analyzer (VNA), a probe station, an input network and a noise receiver. The VNA (HP8510C) is used to measure the S-parameters of the device under test (DUT), and the reflection coefficients of the source, the receiver and the device input (denoted as Γ_S , Γ_R and Γ_{in} , respectively). The on-wafer probe station (SUMMIT-9000 from Cascade-Microtech) is used as a test fixture for inserting the DUT. The input network consists of one switch (SWT1) to select the DUT input connection between the VNA or the tuner input, a tuner (focus iCCMT-5020-TC), the V_{GS} bias-tee, and a coplanar microwave probe for connecting the DUT input. The noise receiver consists of a spectrum analyzer (SA) (HP70000 series), a low-noise amplifier (LNA), one switch (SWT2) to select the output DUT connection between the VNA or the LNA input, an isolator, the V_{DS} bias-tee, and a coplanar microwave probe for connecting the DUT output. All measurements are controlled with an external PC via GPIB and Ethernet. Prior to measure the device noise figure, the system

noise must be calibrated according to the procedure described in [19]. While the system noise calibration is performed, a thru is connected at the coplanar planes (1-1' and 2-2') instead of the DUT. A coaxial HP346C noise source (NS), connected at the 0-0' plane, is used to calibrate the noise system. In Fig. 3(a)-(b) the receiver's noise figure and its noise parameters are reported. The noise figure is measured with the NS at cold-state [19]. It is important to mention that the isolator is used to avoid reflection between the DUT and the noise receiver. A possible inconvenience of using an isolator is that the measurement frequency range is fixed by the operation frequency of the isolator. This is the reason why the noise figure measurements shown in Fig. 3(a)-(b) increase at frequencies greater than 9 GHz.

3.2. Common-source cold-FET noise figure and noise parameters

An on-wafer MESFET, featured by a $0.2 \mu\text{m}$ gate-length and a $2 \times 60 \mu\text{m}$ gate-width, has been used in our investigation. The MESFET has been biased as common-source cold-FET, with floating drain, and $V_{GS} = 0.76 \text{ V}$ and $I_{GS} = 5 \text{ mA}$. According to the results reported by Reynoso *et al.* [18], the floating drain configuration overcomes the inconsistencies between DC and RF techniques to extract the parasitic resistances and the equations involves are an extension of those presented by Dambrine *et al.* [20]. From the measured S-parameters, shown in Fig. 4, it can be seen that the common-source cold-FET is a mismatched device (return loss $> 10 \text{ dB}$) with 14 dB of transmission loss.




FIGURE 4. S-parameters of the common-source cold-FET biased with $V_{GS} = 0.76 \text{ V}$ and $I_{GS} = 5 \text{ mA}$, measured (o) and calculated (—) using the equivalent circuit elements.

TABLE I. Equivalent circuit elements of the common-source cold-FET, biased with $V_{GS}=0.76V$ and $I_{GS}=5mA$

R_g (Ω)	3.47	L_g (pH)	49.05
R_s (Ω)	9.19	L_s (pH)	3.34
R_d (Ω)	11.85	L_d (pH)	76.46
Ideality factor (n)		1.28	

The elements value of the equivalent circuit, are extracted according to the method described by Reynoso *et al.* [18], are given in Table I. In Fig. 4 the S-parameters measured and calculated using the equivalent circuit are compared and good correlation is observed.

Theoretical values of the common-source cold-FET noise figure have been computed by applying Eq. (1). The noise parameters have been extracted with both the F_{50} and the tuner techniques. To apply the tuner method, different admittance values ($N_s > 7$) have been used to reduce the measurements errors [4-8].

To verify the noise figure measurements, the experimental common-source cold-FET noise figure is compared with the noise figure predicted by Eq. (1), and the comparison is reported in Fig. 5. The noise figure has been measured under matched input admittance ($\approx 50\Omega$) condition. The theoretical noise figure shows a small ripple which is produced by mismatches of the DUT input. At frequencies lower than 8 GHz, the measured noise figure shows a good agreement with the theoretical results. Due to the isolator performance, at higher frequencies the experimental noise figure exhibits a ripple whose value oscillates around ± 1 dB. This ripple fixes the accuracy of the measurements.

In order to investigate the shot noise contribution in the noise figure of the common-source cold-FET, C^{AT} is calculated including the shot noise contribution as follow:

$$C^{AT} = 2kT_a\Delta f P^{ZA} \left\{ Z^D + Z^{D\dagger} \right\} P^{ZA\dagger} + A^G P^{ZAiS} \begin{bmatrix} e_{shot}^2 & 0 \\ 0 & 0 \end{bmatrix} (A^G P^{ZAiS})^\dagger. \quad (37)$$

The results of the noise figure calculated with (18) by using (2) and (37), respectively, are reported in Fig. 5. The noise figure calculated including the contribution of shot noise is identical to the noise figure calculated considering only the thermal contribution. Both results agree with the noise figure calculated by using S-parameters.

The F_{50} method was applied considering only the thermal noise contribution, since the shot noise does not have a significant effect on the noise figure. In Fig. 6 are reported the values of the intrinsic correlation matrix (C^{Zint}) computed by using the F_{50} method and they are compared to experimental data calculated from Z^{int} ($C^{Zint} = 2kT_a\Delta f \left\{ Z^{int} + Z^{int\dagger} \right\}$). It is important to comment that Z^{int} is determined after performing a de-embedding of the parasitic elements to the impedance matrix,




FIGURE 5. Noise figure of a common-source cold-FET (biased with $V_{GS}=0.76$ V and $I_{GS}=5$ mA): measured (\square), calculated by using S parameters (Eq. (1)) (—), and calculated by using C^{AT} without shot noise (Eq. (2)) (x), and with shot noise (Eq. (37)) (o).

Z^D (obtained from measurements of S-parameters). Notice that the values of C^{Zint} determined from F_{50} method predict the experimental data of C^{Zint} calculated by using the measured S-parameters.

Noise parameters determined with the F_{50} , the tuner technique and the computed from the correlation matrix C^{AT} (Eqs. (2)-(8)) are reported in Fig. 7. It is observed that the noise parameters computed by F_{50} are similar to those predicted by the S-parameters. On the other hand, the noise parameters extracted with the tuner technique show a ripple. The ripple in F_{min} is ± 0.5 dB at frequencies lower than 9 GHz and the ripple becomes larger as the frequency increases. The ripple in R_n is $\pm 13\Omega$ at frequencies lower than 8 GHz, and increases at higher frequencies. The ripple in the phase of the optimum reflection coefficient is ± 3 degrees. It is important to mention that the mean values of the noise parameters extracted with the tuner method are in good agreement with both the calculated value using S-parameters and the computed value using F_{50} . According to the results, we can conclude that the tuner technique is more sensible to measurement errors than the F_{50} technique.

Noise figure has also been determined from the noise parameters extracted with both the F_{50} technique and the tuner technique. The results are plotted in Fig. 8. Furthermore, a comparison of the noise figure computed from the S parameters (Eq. (1)) with those determined from the noise parameters is also reported in Fig. 8. It should be noticed that the noise figure determined with the tuner and the F_{50} methods agree quite well with the noise figure computed from the S-parameters up to 8 GHz. At higher frequencies the tuner results show a significant ripple, which is associated to the experimental noise figure, as mentioned before.




FIGURE 6. Elements of the intrinsic correlation matrix: (–) computed from F_{50} and by using (o) the S-parameters.




FIGURE 7. Common-source cold-FET's noise parameters: theoretical (computed from the S parameters (–)) and extracted with the F_{50} (Δ), and tuner (o) techniques. The cold-FET has been biased with $V_{GS}=0.76$ V and $I_{GS}=5$ mA.




FIGURE 8. Noise figure of the common-source cold-FET (biased with $V_{GS}=0.76$ V and $I_{GS}=5$ mA): computed from the S parameters (Eq. (1)) (—), and by applying the results of the noise parameters determined with the F_{50} (Δ) and the tuner (\circ) techniques.

4. Conclusions

The S-parameters of a common-source cold-FET have been used to validate the noise figure measurements and the ex-

traction of noise parameters of on-wafer devices. Since the common-source cold-FET behaves as a passive device, its noise figure and noise parameters can be directly computed from its S-parameters. The experimental noise parameters have been extracted using the tuner and F_{50} methods. A good correlation between the measured and calculated noise figure of the common-source cold-FET is observed. Similarly, the experimental noise parameters agree with the noise parameters computed with the S-parameters. Furthermore, the shot noise contribution on the common-source cold-FET noise figure has been investigated. Our results indicate that the shot noise contribution is not significant. Finally, these results demonstrate that the common-source cold-FET can be used to validate the noise figure measurements and on-wafer transistor noise parameters extraction.

1. F. Daneville, *IEEE Microwave Magazine* **11** (2010) 53-59.
2. M.W. Pospieszalski, *IEEE Microwave Magazine*, **11** (2010) 61-69.
3. IRE Subcommittee on Noise, *Proc. IRE* **48** (1960) 60-68.
4. R.Q. Lane, *Proc. IEEE* **57** (1969) 1461-1462.
5. M. Mitama, and H. Katoh, *IEEE Trans. Microwave Theory Tech.* **27** (1979) 612-615.
6. J. M. O'Callaghan and J.P. Mondal, *IEEE Trans. Microwave Theory Tech.* **39** (1991) 1376-1382.
7. G. Vasilescu, G. Alquie, and M. Krim, *Electron. Letters* **25** (1989) 292-293.
8. A. Boudiaf, M. Laporte, J. Danglaand, G. Vernet. *IEEE MTT-S Int. Microwave Symp. Dig.* (1992) 1569-1572.
9. P.J. Tasker, W. Reinert, B. Hughes, J. Braunstein, and M. Schlechtweg, *IEEE MTT-S Digest* (1993) 1251-1254.
10. A. Lázaro, L. Pradell and J. O'Callaghan, *IEEE Trans. Microwave Theory and Tech.* **47** (1999) 315-324.
11. L. Escotte, R. Olana, J. Rayssac, O. Llopis, and J. Graffeuil, *Electron. Letters* **27** (1991) 833-835.
12. L. Escotte, R. Plana, and J. Graffeuil, *IEEE Trans. Microwave Theory and Tech.* **41** (1993) 382-387.
13. M.C. Maya, A. Lazaro, L. Pradell, "Cold-FET ENR characterisation applied to the measurement of on-wafer transistor noise parameters", (32nd European EUMC Microwave Conference, 2002) pp. 41-44.
14. M.C. Maya, A.Lazaro, L. Pradell, *Microwave and Optical Technology Letters*, **40** (2004) 326-330.
15. R. Pettai, "Noise in receiving systems", (John Wiley and Sons, Inc. 1984). pp. 273.
16. H. Hillbrand, and P.H. Russer, *IEEE Trans. Circuits and Systems*, CAS-23 (1976), pp. 235-238.
17. J. A. Dobrowolsky, "Introduction to Computer Methods for Microwave Circuit Analysis and Design", (Artech House, Inc. 1st Edition, Boston, 1991) pp. 423
18. J.A. Reynoso-Hernández, F.E. Rangel-Patiño, and J. Perdomo, *IEEE Trans. Microwave Theory Tech.* **44** (1996) 2625-2633.
19. A. Lázaro, M.C. Maya, and L. Pradell, *Microwave Journal* **45** (2002) 20-46.
20. G. Dambrine, A. Cappy, F. Heliodore, and E. Playez, *IEEE Trans. Microwave Theory and Tech.*, **36** (1988) 1151-1159.